CN108052465A - A kind of QSFP28 optical modes block management method - Google Patents
A kind of QSFP28 optical modes block management method Download PDFInfo
- Publication number
- CN108052465A CN108052465A CN201711406460.4A CN201711406460A CN108052465A CN 108052465 A CN108052465 A CN 108052465A CN 201711406460 A CN201711406460 A CN 201711406460A CN 108052465 A CN108052465 A CN 108052465A
- Authority
- CN
- China
- Prior art keywords
- qsfp28
- pca9554
- smbus
- host
- qsfp28 optical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/40—Transceivers
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Optical Communication System (AREA)
Abstract
The present invention provides a kind of QSFP28 optical modes block management method, belong to server data transport administrative skill field, the smbus interfaces of PCA9554 chips are articulated in the smbus buses of host by the present invention, provide 5 I/O signals for connecting the low speed signal of QSFP28 optical modules；Host is managed QSFP28 optical modules the management of this method flexibly by smbus bus access PCA9554, the advantages of reducing layout wiring complexities, save equipment R＆D cycle and cost.
Description
Technical field
The present invention relates to server data transport administrative skill more particularly to a kind of QSFP28 optical modes block management methods.
Background technology
The various network datas of modern society are in explosive increase, therefore the requirement for server data transport speed is also got over
Come higher.Optical module is fast as a kind of transmission speed, the high transmission mode of stability, widely should obtain in the server
With.The optical module used at present in server is by initial QSFP（1Gb/s）, step up as QSFP+（10Gb/s）, with
And the faster QSFP28 of recent speed（28Gb/s）.With the promotion of optical module speed, management method also becomes further multiple
It is miscellaneous.
Management for QSFP28 modules, existing method are that host posts QSFP28 optical modules by smbus interfaces
Storage is managed, and passes through Modsel, Reset, LPMode, ModPrs and Int totally 5 that 5 IO manage QSFP28 respectively
Low speed signal.This method can realize the management to QSFP28 optical modules by smbus and I/O interface, but the IO that can occupy host connects
Mouthful, especially when in system there are during multiple QSFP28 optical modules, it is necessary to the IO used also drastically increases, and due to numerous IO
Signal so that layout wiring difficulty is promoted, and R＆D costs and R＆D cycle greatly increase.
The content of the invention
In order to solve the above technical problems, the present invention proposes a kind of QSFP28 optical modes block management method, with flexible management
QSFP28 optical modules, and R＆D costs and the cycle of equipment are reduced simultaneously.
The technical scheme is that：
A kind of QSFP28 optical modes block management method increases a piece of PCA9554 chips and is not take up host I/O interfaces.PCA9554 cores
Piece turns I/O interface chip for a smbus, can at most provide 8 I/O signals.In systems, the smbus interfaces of PCA9554 chips
It is articulated in the smbus buses of host, provides 5 I/O signals for connecting the low speed signal of QSFP28 optical modules.Host can be with
It is managed by smbus bus access PCA9554, and then to QSFP28 optical modules.This method is compared with existing management method
It is flexible with management, the advantages of reducing layout wiring complexities, save equipment R＆D cycle and cost.
QSFP28 optical modes block management method is mainly made of host, QSFP28 optical module and PCA9554 chips, in system
The smbus addresses of QSFP28 optical modules are defaulted as 0xa0, due to PCA9554 chips and QSFP28 optical modules be articulated in it is same
In smbus buses, therefore need to be set as the smbus addresses of PCA9554 chips to be different from QSFP28 light in hardware circuit
Module.In addition, Modsel, Reset and LPMode of QSFP28 optical modules are input signal, ModPrs and Int are output signal,
Therefore host is needed to be configured as output to by the IO0-2 of PCA9554 chips, IO3-4 is configured to input.
Idiographic flow is as follows：
1）ModPrs signals are the signal in place of QSFP28 optical modules, and after optical module is in place, which sets to 0 and send to
The IO3 of PCA9554, host detect that IO3 signals are set to 0 by 1, that is, think that QSFP28 optical modules exist by poll PCA9554
Position；
2）Host is set to 0 the IO0 signals of PCA9554 by smbus, that is, drags down ModSel signals, enables QSFP28 optical modules
Smbus interfaces；
3）After the initialization is completed, int signal is set to 0 QSFP28 optical modules, and host detects IO4 by poll PCA9554
Signal is set to 0 by 1, that is, thinks that the initialization block of QSFP28 optical modes is completed；
4）Host accesses the bit1-0 of QSFP28 optical modes block register 93 by smbus, determines its level of power consumption；When optical module
Power consumption>During 1.5W, host is set to 0 the IO2 signals of PCA9554 by smbus, that is, is dragged down LPMode signals, made QSFP28 modules
Exit low power consumpting state, the functional normal operation of institute；
5）Reset is the reset signal of QSFP28 modules, and host controls the IO1 signals of PCA9554 by smbus, and then controls
The reset of QSFP28 optical modules, when reset is dragged down by host, all settings of QSFP28 optical modules will revert to default conditions.
The beneficial effects of the invention are as follows
A kind of QSFP28 optical modes block management method proposed by the present invention increases PCA9554 chips and expands multiple I/O signals, host
Flexible management can be carried out to QSFP28 optical modules by smbus buses, and can simultaneously be dropped by the IO under saving for other functions
The low complexity of layout placement-and-routings.Therefore compared with existing method, QSFP28 optical modules manager proposed by the present invention
Method has the advantages of management is flexible, saving development cost and cycle.
Description of the drawings
Fig. 1 is QSFP28 optical modes block management method topological diagram of the present invention.
Specific embodiment
More detailed elaboration is carried out to present disclosure below：
QSFP28 optical modes block management method proposed by the present invention is mainly by host, QSFP28 optical module and PCA9554 chipsets
Into as shown in Figure 1.The smbus addresses of QSFP28 optical modules are defaulted as 0xa0 in system, due to PCA9554 chips and QSFP28
Optical module is articulated in same smbus buses, therefore needs to set the smbus addresses of PCA9554 chips in hardware circuit
It is set to different from QSFP28 optical modules.In addition, Modsel, Reset and LPMode of QSFP28 optical modules are input signal,
ModPrs and Int is output signal, it is therefore desirable to which host is configured as output to by the IO0-2 of PCA9554 chips, and IO3-4 is matched somebody with somebody
It is set to input.
Idiographic flow is as follows：
1）ModPrs signals are the signal in place of QSFP28 optical modules, and after optical module is in place, which sets to 0 and send to
The IO3 of PCA9554, host detect that IO3 signals are set to 0 by 1, that is, think that QSFP28 optical modules exist by poll PCA9554
Position；
2）Host is set to 0 the IO0 signals of PCA9554 by smbus, that is, drags down ModSel signals, enables QSFP28 optical modules
Smbus interfaces；
3）After the initialization is completed, int signal is set to 0 QSFP28 optical modules, and host detects IO4 by poll PCA9554
Signal is set to 0 by 1, that is, thinks that the initialization block of QSFP28 optical modes is completed；
4）Host accesses the bit1-0 of QSFP28 optical modes block register 93 by smbus, determines its level of power consumption；When optical module
Power consumption>During 1.5W, host is set to 0 the IO2 signals of PCA9554 by smbus, that is, is dragged down LPMode signals, made QSFP28 modules
Exit low power consumpting state, the functional normal operation of institute；
5）Reset is the reset signal of QSFP28 modules, and host controls the IO1 signals of PCA9554 by smbus, and then controls
The reset of QSFP28 optical modules, when reset is dragged down by host, all settings of QSFP28 optical modules will revert to default conditions.
When, there are during multiple QSFP28 modules, PCA9554 chips being changed to PCA9555 or PCA9505 in system
To expand more I/O interfaces, it can be achieved that flexible management to multiple QSFP28 optical modules.
Claims (3)
1. a kind of QSFP28 optical modes block management method, which is characterized in that
In systems, increase a piece of PCA9554 chips, and the smbus interfaces of PCA9554 chips are articulated in the smbus of host
In bus, 5 I/O signals are provided for connecting the low speed signal of QSFP28 optical modules；Host passes through smbus bus access
PCA9554, and then QSFP28 optical modules are managed.
2. according to the method described in claim 1, it is characterized in that,
The smbus addresses of QSFP28 optical modules are defaulted as 0xa0, due to PCA9554 chips and QSFP28 optical modules be articulated in it is same
In a smbus buses, therefore need to be set as the smbus addresses of PCA9554 chips to be different from QSFP28 in hardware circuit
Optical module；In addition, Modsel, Reset and LPMode of QSFP28 optical modules are input signal, ModPrs and Int believe for output
Number host is needed to be configured as output to by the IO0-2 of PCA9554 chips, IO3-4 is configured to input.
3. according to the method described in claim 2, it is characterized in that,
Idiographic flow is as follows：
1）ModPrs signals are the signal in place of QSFP28 optical modules, and after optical module is in place, which sets to 0 and send to
The IO3 of PCA9554, host detect that IO3 signals are set to 0 by 1, that is, think that QSFP28 optical modules exist by poll PCA9554
Position；
2）Host is set to 0 the IO0 signals of PCA9554 by smbus, that is, drags down ModSel signals, enables QSFP28 optical modules
Smbus interfaces；
3）After the initialization is completed, int signal is set to 0 QSFP28 optical modules, and host detects IO4 by poll PCA9554
Signal is set to 0 by 1, that is, thinks that the initialization block of QSFP28 optical modes is completed；
4）Host accesses the bit1-0 of QSFP28 optical modes block register 93 by smbus, determines its level of power consumption；When optical module
Power consumption>During 1.5W, host is set to 0 the IO2 signals of PCA9554 by smbus, that is, is dragged down LPMode signals, made QSFP28 modules
Exit low power consumpting state, the functional normal operation of institute；
5）Reset is the reset signal of QSFP28 modules, and host controls the IO1 signals of PCA9554 by smbus, and then controls
The reset of QSFP28 optical modules, when reset is dragged down by host, all settings of QSFP28 optical modules will revert to default conditions.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711406460.4A CN108052465A (en) | 2017-12-22 | 2017-12-22 | A kind of QSFP28 optical modes block management method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711406460.4A CN108052465A (en) | 2017-12-22 | 2017-12-22 | A kind of QSFP28 optical modes block management method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN108052465A true CN108052465A (en) | 2018-05-18 |
Family
ID=62131660
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711406460.4A Pending CN108052465A (en) | 2017-12-22 | 2017-12-22 | A kind of QSFP28 optical modes block management method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108052465A (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202261300U (en) * | 2011-08-25 | 2012-05-30 | 青岛海信宽带多媒体技术有限公司 | Optical module interface conversion circuit and interface conversion board |
| CN107070548A (en) * | 2017-04-21 | 2017-08-18 | 广东浪潮大数据研究有限公司 | A kind of device and method for automatically adjusting QSFP+ optical module power grades |
-
2017
- 2017-12-22 CN CN201711406460.4A patent/CN108052465A/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202261300U (en) * | 2011-08-25 | 2012-05-30 | 青岛海信宽带多媒体技术有限公司 | Optical module interface conversion circuit and interface conversion board |
| CN107070548A (en) * | 2017-04-21 | 2017-08-18 | 广东浪潮大数据研究有限公司 | A kind of device and method for automatically adjusting QSFP+ optical module power grades |
Non-Patent Citations (1)
| Title |
|---|
| 深圳市易飞扬通信技术有限公司: "GIGALIGHT 100Gb/s QSFP28 PSM4 2KM OPTICAL TRANSCELVER MODULE P/N:GQM-SPO101-IR4C", 《百度》 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107423169B (en) | Method and system for testing high speed peripheral device interconnection equipment | |
| CN105718408A (en) | Hot-pluggable computing system, computer-implemented method and system | |
| US9817468B2 (en) | System and method for automatic detection and switching between USB host and device rolls on a type-A connector | |
| US9043528B2 (en) | Bridge between a peripheral component interconnect express interface and a universal serial bus 3.0 device | |
| CN104081368A (en) | Mobile device automatic detection apparatus and method | |
| EP2669761A2 (en) | System, apparatus, and method of performing charging operation in host mode | |
| US9098640B2 (en) | Controller, electronic equipment unit, and USB device control method | |
| US20140280960A1 (en) | Methods and apparatus for dynamically allocating devices between multiple controllers | |
| CN104731746A (en) | Equipment controller device | |
| CN103345407A (en) | Control circuit, connectivity controller, connectivity control method and main board | |
| CN109324991A (en) | A kind of hot plug device of PCIE device, method, medium and system | |
| US20100023669A1 (en) | Host controller disposed in multi-function card reader | |
| CN104021809A (en) | Universal serial bus (USB) storage | |
| CN103106637A (en) | Standard central processing unit (CPU) module, system containing CPU module and method for driving system | |
| CN109117205A (en) | A kind of dual chip loading method based on MCU and FPGA | |
| CN108052465A (en) | A kind of QSFP28 optical modes block management method | |
| US8307228B2 (en) | Integrated network chip and electronic device | |
| CN109815169A (en) | A method of storage equipment and its storage link circuit self-adapting | |
| CN110765065A (en) | System on chip | |
| CN115509985A (en) | I/O controller of processor | |
| CN105630400A (en) | High-speed massive data storage system | |
| CN104899164A (en) | Address addressing method for integrated circuit bus and integrated circuit bus equipment and system | |
| CN101354634B (en) | Memory apparatus system connecting ATA port with multiplex SATA port and control method thereof | |
| CN102929828A (en) | Data transmission method and device supporting standard and non-standard I2C (Inter-Integrated Circuit) interface simultaneously | |
| CN107145213A (en) | A kind of device and method being multiplexed for PCH MEdebug and USB port |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180518 |
|
| RJ01 | Rejection of invention patent application after publication |