CN108010934B - Pixel structure and forming method thereof, OLED display panel and evaporation mask - Google Patents

Pixel structure and forming method thereof, OLED display panel and evaporation mask Download PDF

Info

Publication number
CN108010934B
CN108010934B CN201610931687.XA CN201610931687A CN108010934B CN 108010934 B CN108010934 B CN 108010934B CN 201610931687 A CN201610931687 A CN 201610931687A CN 108010934 B CN108010934 B CN 108010934B
Authority
CN
China
Prior art keywords
pixel
sub
vapor deposition
pixels
same
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201610931687.XA
Other languages
Chinese (zh)
Other versions
CN108010934A (en
Inventor
胡小叙
常建兵
曹朝干
余珺
朱修剑
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kunshan Govisionox Optoelectronics Co Ltd
Original Assignee
Kunshan Govisionox Optoelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kunshan Govisionox Optoelectronics Co Ltd filed Critical Kunshan Govisionox Optoelectronics Co Ltd
Priority to CN201610931687.XA priority Critical patent/CN108010934B/en
Publication of CN108010934A publication Critical patent/CN108010934A/en
Application granted granted Critical
Publication of CN108010934B publication Critical patent/CN108010934B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/30Devices specially adapted for multicolour light emission
    • H10K59/35Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels
    • H10K59/353Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels characterised by the geometrical arrangement of the RGB subpixels
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/30Devices specially adapted for multicolour light emission
    • H10K59/35Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels
    • H10K59/352Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels the areas of the RGB subpixels being different
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/04Coating on selected surface areas, e.g. using masks
    • C23C14/042Coating on selected surface areas, e.g. using masks using masks
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K71/00Manufacture or treatment specially adapted for the organic devices covered by this subclass
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K71/00Manufacture or treatment specially adapted for the organic devices covered by this subclass
    • H10K71/10Deposition of organic active material
    • H10K71/16Deposition of organic active material using physical vapour deposition [PVD], e.g. vacuum deposition or sputtering
    • H10K71/166Deposition of organic active material using physical vapour deposition [PVD], e.g. vacuum deposition or sputtering using selective deposition, e.g. using a mask

Abstract

The invention provides a pixel structure, a forming method thereof, an OLED display panel and an evaporation mask. The pixel structure comprises a plurality of pixel groups, each pixel group is composed of a plurality of adjacent pixel units on the same column (row), each pixel unit comprises a first sub-pixel, a second sub-pixel and a third sub-pixel, the first sub-pixel and the second sub-pixel are arranged in one column (row), the third sub-pixel is arranged in another column (row), and the light emitting areas of the third sub-pixels of two adjacent columns (rows) on the same column (row) are staggered in the column (row) direction. Therefore, the size of the connecting bridge on the evaporation mask plate can be increased or the aperture ratio of the third sub-pixel can be increased, the size of the connecting bridge can be increased, the aperture ratio of the third sub-pixel can be increased, and the display effect can be improved.

Description

Pixel structure and forming method thereof, OLED display panel and evaporation mask
Technical Field
The invention relates to the technical field of display, in particular to a pixel structure and a forming method thereof, an OLED display panel comprising the pixel structure and an evaporation mask.
Background
An OLED (Organic Light-Emitting Diode) is an active Light Emitting device. Compared with the traditional LCD (Liquid Crystal Display ) display mode, the OLED display technology does not need a backlight lamp and has the self-luminous characteristic. The OLED adopts a thinner organic material film layer and a glass substrate, and when current passes through the OLED, the organic material emits light. Therefore, the OLED display panel can save electric energy remarkably, can be made lighter and thinner, can withstand a wider range of temperature changes than an LCD display panel, and has a larger viewing angle. The OLED display panel is expected to be the next generation flat panel display technology following the LCD, and is one of the most attention-paid technologies in the current flat panel display technology.
The color method of the OLED screen body is various, and the OLED color technology which is mature at present and is produced in a large amount is mainly an OLED evaporation technology, and the evaporation is carried out by adopting a traditional RGB strip arrangement mode. The best picture effect is the side-by-side (juxtaposition) mode. The side-by-side mode is that three sub-pixels (sub-Pixel) of red, green and blue (R, G, B) are arranged in the range of one Pixel (Pixel), each sub-Pixel is quadrilateral and is provided with independent organic light emitting components, and the organic light emitting components are formed on the array substrate at corresponding Pixel positions by utilizing an evaporation film forming technology through a high-definition Metal Mask (FMM), and the high-definition Metal Mask is commonly simply called a Metal Mask or an evaporation Mask. The technical focus of fabricating high PPI (Pixel Per Inch) OLED display panels is on fine and mechanically stable FMMs and Pixel (sub-Pixel) arrangements.
Fig. 1A is a schematic diagram of pixel arrangement of an OLED display panel in the prior art. As shown in fig. 1A, the OLED display panel adopts a Pixel juxtaposition manner, and each Pixel unit Pixel includes an R sub-Pixel area 101, a G sub-Pixel area 103 and a B sub-Pixel area 105, wherein the R sub-Pixel area 101 includes an R light emitting area 102 and an R non-light emitting area (not numbered), the G sub-Pixel area 103 includes a G light emitting area 104 and a G non-light emitting area (not numbered), and the B sub-Pixel area 105 includes a B light emitting area 106 and a B non-light emitting area (not numbered). The area of the R, G, B sub-pixel and the area of the light emitting region shown in fig. 1A are respectively equal, and the R, G, B sub-pixels are arranged in a straight line. Specifically, in the light emitting region of each sub-pixel region, a cathode, an anode, and an electroluminescent layer (also referred to as an organic emission layer) is included, wherein the electroluminescent layer is located between the cathode and the anode for generating light of a predetermined color to realize display. In the fabrication of the display panel in the related art, it is generally necessary to use three vapor deposition processes to form electroluminescent layers of corresponding colors (red, green, or blue) in the light emitting regions of the pixel regions of the corresponding colors, respectively.
The OLED display panel shown in fig. 1A is usually evaporated by using the FMM shown in fig. 1B, where the FMM includes a shielding region 107 and a plurality of evaporation openings 108, and the shielding region between two adjacent evaporation openings 108 in the same column is called a bridge (bridge). In order to avoid the shielding effect on the sub-pixels during vapor deposition, a sufficient distance must be kept between the sub-pixels and the bridge, which leads to a reduction in the length of the sub-pixels, and affects the aperture ratio of each sub-pixel. As the resolution of OLED display panels is increasing for users, this way of juxtaposing RGB pixels has not been able to meet the design requirements of high PPI products.
Fig. 2A is a schematic diagram of a pixel arrangement of another OLED display panel in the prior art. As shown in fig. 2A, each Pixel unit Pixel includes an R sub-Pixel region 201, a G sub-Pixel region 203, and a B sub-Pixel region 205, wherein the R sub-Pixel region 201 includes an R light emitting region 202 and an R non-light emitting region, the G sub-Pixel region 203 includes a G light emitting region 204 and a G non-light emitting region, and the B sub-Pixel region 205 includes a B light emitting region 206 and a B non-light emitting region. The area of the R, G sub-pixel and the area of the light emitting region shown in fig. 2A are respectively equal, and the three sub-pixels are arranged in a "delta" or inverted "delta" shape, while the B light emitting regions 206 on the same column are arranged in a straight line.
Fig. 2B is a schematic diagram of an FMM corresponding to the R or G sub-pixels of fig. 2A, the FMM including a shielding region 207 and vapor deposition openings 208. Fig. 2C is a schematic diagram of an FMM corresponding to the B sub-pixel of fig. 2A, the FMM including a shielding region 209 and an evaporation opening 210. In this pixel arrangement, the pixels are periodically translated horizontally and vertically to form a row and column pixel array. The opening spacing of the vapor plating mask plate corresponding to the red sub-pixels and the green sub-pixels is relatively larger, so that high PPI display can be realized to a certain extent. However, as a result of the above-mentioned periodic arrangement of the pixels, the B sub-pixels in the pixel array form a linear arrangement, and because of the limitation of the FMM manufacturing capability, a certain requirement is imposed on Bridge (Bridge must reach a certain size), which affects the further improvement of the B sub-pixel aperture ratio, and the display effect is also not ideal.
Disclosure of Invention
The invention aims to provide a pixel structure, a forming method thereof, an OLED display panel and an evaporation mask plate, so as to solve the problem that the aperture opening ratio is difficult to improve in the prior art.
The invention further provides a pixel structure, a forming method thereof, an OLED display panel and an evaporation mask plate, so as to solve the problem that the display effect is not ideal.
In order to solve the technical problems, the invention provides a pixel structure, wherein each pixel group consists of a plurality of adjacent pixel units on the same column, each pixel unit comprises a first sub-pixel, a second sub-pixel and a third sub-pixel, the first sub-pixel and the second sub-pixel are arranged in one column, the third sub-pixel is arranged in another column, and the light emitting areas of the third sub-pixels of two adjacent columns on the same row are staggered in the column direction; or each pixel group is composed of a plurality of adjacent pixel units on the same row, each pixel unit comprises a first sub-pixel, a second sub-pixel and a third sub-pixel, the first sub-pixel and the second sub-pixel are arranged on one row, the third sub-pixel is arranged on the other row, and the light emitting areas of the third sub-pixels of two adjacent rows on the same column are staggered in the row direction.
Optionally, in the pixel structure, a third sub-pixel in the same pixel group is formed by vapor deposition through the same vapor deposition opening on the vapor deposition mask.
Optionally, in the pixel structure, when each pixel group is formed by a plurality of pixel units adjacent to one another on the same column, evaporation openings of third sub-pixels of two adjacent columns on the evaporation mask are staggered in the column direction; when each pixel group consists of a plurality of adjacent pixel units on the same row, the vapor deposition openings of the third sub-pixels of the two adjacent rows on the vapor deposition mask are mutually staggered in the row direction.
Optionally, in the pixel structure, each pixel group is composed of two pixel units; that is, when each pixel group is composed of a plurality of pixel units adjacent to each other on the same column, two third sub-pixels adjacent to each other in the same column are formed by vapor deposition through the same vapor deposition opening on the vapor deposition mask.
Optionally, in the pixel structure, light emitting areas of third sub-pixels of two pixel units in the same pixel group are offset towards a boundary of the two third sub-pixels, and the light emitting areas of the third sub-pixels of two pixel units in the same pixel group are distributed in mirror symmetry along the boundary of the two third sub-pixels.
Optionally, in the pixel structure, when each pixel group is formed by a plurality of pixel units adjacent to each other on the same column, the arrangement modes of the evaporation openings on the evaporation masks corresponding to the third sub-pixels of all the odd columns are the same, and the arrangement modes of the evaporation openings on the evaporation masks corresponding to the third sub-pixels of all the even columns are the same; when each pixel group consists of a plurality of adjacent pixel units on the same row, the arrangement modes of the vapor deposition openings on the vapor deposition masks corresponding to the third sub-pixels of all the odd rows are the same, and the arrangement modes of the vapor deposition openings on the vapor deposition masks corresponding to the third sub-pixels of all the even rows are the same.
Optionally, in the pixel structure, each pixel group is formed by three pixel units, that is, when each pixel group is formed by a plurality of adjacent pixel units on the same column, the three adjacent third sub-pixels in the same column are formed by vapor deposition through the same vapor deposition opening on the vapor deposition mask plate, and when each pixel group is formed by a plurality of adjacent pixel units in the same row, the three adjacent third sub-pixels in the same row are formed by vapor deposition through the same vapor deposition opening on the vapor deposition mask plate.
Optionally, in the pixel structure, in three pixel units in the same pixel group, a light emitting area of a third sub-pixel of the middle pixel unit is located at a center position of the third sub-pixel, and light emitting areas of third sub-pixels of the other two pixel units are offset to the middle third sub-pixel. And, the light emitting areas of the third sub-pixels of the other two pixel units in the same pixel group are shifted to the middle third sub-pixel by the same amount
Optionally, in the pixel structure, when each pixel group is formed by a plurality of pixel units adjacent to each other on the same column, the arrangement modes of vapor deposition openings on vapor deposition masks corresponding to third sub-pixels of all 3 integer multiple columns are the same, the arrangement modes of vapor deposition openings on vapor deposition masks corresponding to third sub-pixels of all 3 integer multiple 1 columns are the same, and the arrangement modes of vapor deposition openings on vapor deposition masks corresponding to third sub-pixels of all 3 integer multiple 2 columns are the same; when each pixel group consists of a plurality of adjacent pixel units on the same row, the arrangement modes of vapor deposition openings on the vapor deposition masks corresponding to the third sub-pixels of all 3 integral multiple rows are the same, the arrangement modes of vapor deposition openings on the vapor deposition masks corresponding to the third sub-pixels of all 3 integral multiple 1 rows are the same, and the arrangement modes of vapor deposition openings on the vapor deposition masks corresponding to the third sub-pixels of all 3 integral multiple 2 rows are the same.
Optionally, in the pixel structure, the first sub-pixel is a red sub-pixel, the second sub-pixel is a green sub-pixel, the third sub-pixel is a blue sub-pixel, and an area of the third sub-pixel is larger than an area of the first sub-pixel and an area of the second sub-pixel.
According to another aspect of the present invention, there is provided an OLED display panel comprising a pixel structure as described in any one of the above.
According to a further aspect of the present invention, there is provided an evaporation mask for evaporating a pixel structure as described in any one of the above.
According to another aspect of the present invention, a method for forming a pixel structure is provided, in which a third sub-pixel in the same pixel group is formed by vapor deposition through the same vapor deposition opening on the vapor deposition mask.
The invention provides a pixel structure of an OLED display panel, each pixel group consists of a plurality of adjacent pixel units on the same column (row), each pixel unit comprises a first sub-pixel, a second sub-pixel and a third sub-pixel, the first sub-pixel and the second sub-pixel are arranged in one column (row), the third sub-pixel is arranged in another column (row), and light emitting areas of the third sub-pixels of two adjacent columns (row) on the same row (row) are staggered in the column (row) direction, so that the display effect is improved. And the third sub-pixel in the same pixel group is formed by utilizing the same vapor deposition opening on the vapor deposition mask plate through vapor deposition, so that the size of a connecting bridge (bridge) on the vapor deposition mask plate can be increased under the condition of the same opening ratio, the difficulty of a mask plate manufacturing process and a vapor deposition process is reduced, the opening ratio of the third sub-pixel can be improved under the condition of the same bridge size, and the size of the bridge and the opening ratio of the third sub-pixel can be increased simultaneously.
Drawings
Fig. 1A is a schematic diagram of pixel arrangement of an OLED display panel in the prior art.
Fig. 1B is a schematic diagram of an FMM corresponding to fig. 1A.
Fig. 2A is a schematic diagram of a pixel arrangement of another OLED display panel in the prior art.
Fig. 2B is a schematic diagram of an FMM corresponding to the R or G sub-pixel of fig. 2A.
Fig. 2C is a schematic diagram of an FMM corresponding to the B sub-pixel of fig. 2A.
Fig. 3A is a schematic diagram illustrating a first pixel arrangement of an OLED display panel according to an embodiment of the invention.
Fig. 3B is a schematic diagram of an FMM corresponding to the first sub-pixel or the second sub-pixel of fig. 3A.
Fig. 3C is a schematic diagram of an FMM corresponding to the third sub-pixel of fig. 3A.
Fig. 3D is a schematic diagram illustrating a second pixel arrangement of an OLED display panel according to the first embodiment of the invention.
Fig. 4A is a schematic diagram illustrating a pixel arrangement of an OLED display panel according to a second embodiment of the invention.
Fig. 4B is a schematic diagram of an FMM corresponding to the first subpixel of fig. 4A.
Fig. 4C is a schematic diagram of an FMM corresponding to the second sub-pixel of fig. 4A.
Fig. 5A is a schematic diagram illustrating a pixel arrangement of an OLED display panel according to a third embodiment of the invention.
Fig. 5B is a schematic diagram of an FMM corresponding to the first subpixel of fig. 5A.
Fig. 5C is a schematic diagram of an FMM corresponding to the second sub-pixel of fig. 5A.
Fig. 6A is a schematic diagram illustrating a pixel arrangement of an OLED display panel according to a fourth embodiment of the present invention.
Fig. 6B is a schematic diagram of an FMM corresponding to the third sub-pixel of fig. 6A.
Detailed Description
As described in the background section, the applicant has found that the conventional RGB pixel arrangement cannot meet the requirements of the aperture ratio and the display effect of the product. On one hand, on the other hand, the light-emitting areas of adjacent sub-pixels in the same row are arranged in a straight line, so that the display effect is not ideal; on the other hand, the blue (B) sub-pixels in the pixel array are arranged in a straight line (in a line or a column), and due to the limitation of the FMM manufacturing capability, the connection bridge (bridge) must reach a certain size, otherwise, the connection bridge is easily deformed due to the influence of magnetic force lines and external force, and in order to avoid the shielding effect on the sub-pixels during vapor deposition, a sufficient distance must be kept between the sub-pixels and the bridge, which results in the reduction of the length of the sub-pixels up and down, and the further improvement of the opening rate of the B sub-pixels is affected.
Based on the above, the invention provides a pixel structure of an OLED display panel, which comprises a plurality of pixel groups, wherein each pixel group is formed by a plurality of adjacent pixel units on the same column (row), each pixel unit comprises a first sub-pixel, a second sub-pixel and a third sub-pixel, wherein the first sub-pixel and the second sub-pixel are arranged in one column (row), the third sub-pixel is arranged in another column (row), the third sub-pixel in the same pixel group is formed by vapor deposition through the same vapor deposition opening on a vapor deposition mask, and the light emitting areas of the third sub-pixels of two adjacent columns (rows) on the same column (row) are staggered in the column (row) direction. According to the invention, the light emitting areas of the third sub-pixels of two adjacent columns on the same row are staggered in the column direction, so that the display effect is improved; and the third sub-pixel in the same pixel group is formed by adopting one evaporation opening, so that the size of a connecting bridge (bridge) on the evaporation mask can be increased under the condition of the same opening ratio, the difficulty of a mask manufacturing process and an evaporation process is reduced, or the opening ratio of the third sub-pixel is increased under the condition of the same bridge size, or the bridge size is properly increased and the opening ratio of the third sub-pixel is increased.
The pixel structure, the forming method thereof, the OLED display panel and the evaporation mask plate provided by the invention are further described in detail below with reference to the accompanying drawings and specific embodiments. Advantages and features of the invention will become more apparent from the following description and from the claims. It should be noted that the drawings are in a very simplified form and are all to a non-precise scale, merely for convenience and clarity in aiding in the description of embodiments of the invention.
Example 1
Fig. 3A is a schematic diagram of pixel arrangement of an OLED display panel according to a first embodiment of the present invention, fig. 3B is a schematic diagram of an FMM corresponding to the first sub-pixel or the second sub-pixel of fig. 3A, and fig. 3C is a schematic diagram of an FMM corresponding to the third sub-pixel of fig. 3A.
The X direction is referred to herein as the row direction (lateral direction), and the Y direction is referred to herein as the column direction (longitudinal direction). For simplicity, only a portion of the OLED display panel is shown in the drawings, and the number of pixels in the actual product is not limited thereto, for example, only 4 rows by 4 columns of pixel units are shown in fig. 3A, but in practice, the number of pixel units may be correspondingly changed according to the actual display needs. The first row, the second row, the first column, the second column, etc. are all reference standards for illustrating the present invention, and do not refer to the rows and columns in the actual product.
In fig. 3A, the pixel units of the first row and the first column are denoted as pixel units (1, 1), the pixel units of the first row and the second column are denoted as pixel units (1, 2), the pixel units of the second row and the first column are denoted as pixel units (2, 1), the pixel units of the second row and the second column are denoted as pixel units (2, 2), and so on. Similarly, a first subpixel in a first row and a first column of pixel units is denoted as a first subpixel (1, 1), a first subpixel in a first row and a second column of pixel units is denoted as a first subpixel (1, 2), a second subpixel in a first row and a first column of pixel units is denoted as a second subpixel (1, 1), a second subpixel in a first row and a second column of pixel units is denoted as a second subpixel (1, 2), and so on.
As shown in fig. 3A, the pixel structure of the OLED display panel includes a plurality of pixel groups arranged in an array, and a pixel array of rows and columns is formed by periodically moving one pixel group. Each Pixel group consists of a plurality of adjacent Pixel units Pixel on the same column, and the Pixel groups of two adjacent columns are staggered. For example, one pixel group of the second column shown by the dashed line frame in fig. 3A is composed of the pixel units (2, 2) of the second row and the pixel units (3, 2) of the second column of the second row, and one pixel group of the third column shown by the dashed line frame in fig. 3A is composed of the pixel units (1, 3) of the third column of the first row and the pixel units (2, 3) of the third column of the second row, that is, the pixel groups of the second column and the third column are staggered (herein, staggered by a distance of one row) from each other, not composed of the pixel units of the same row, and likewise, the pixel groups of the second column and the first column are also staggered from each other.
Each Pixel unit Pixel includes a first sub-Pixel 301, a second sub-Pixel 303, and a third sub-Pixel 305, where the first sub-Pixel 301 and the second sub-Pixel 303 are arranged in a column, and the third sub-Pixel 305 is arranged in another column, and specifically, the first sub-Pixel 301, the second sub-Pixel 303, and the third sub-Pixel 305 are arranged in a "delta" shape, an inverted delta "shape, a" delta "shape rotated 90 degrees to the left, or a" delta "shape rotated 90 degrees to the right, or may also be arranged in a substantially" delta "shape, an inverted delta" shape, a "delta" rotated 90 degrees to the left, or a "delta" shape rotated 90 degrees to the right.
The "column direction" herein may refer to either a longitudinal direction or a transverse direction, and when the column direction refers to the longitudinal direction (Y direction), the row direction refers to the transverse direction (X direction), but if the OLED display panel is rotated 90 degrees, it is understood that the column direction and the row direction are interchanged. Specifically, as shown in fig. 3D, after the pixel structure is rotated by 90 degrees, the original row direction is converted into the column direction, and the original column direction is converted into the row direction, where one pixel group of the first row is composed of the pixel units (1, 1) of the first row and the first column and the pixel units (1, 2) of the first row and the second column, one pixel group of the second row is composed of the pixel units (2, 2) of the second row and the pixel units (2, 3) of the second row and the third column, and the pixel groups of the first row and the second row are staggered (herein, staggered by a distance of one column) from each other, instead of being composed of the pixel units of the same column, and similarly, the pixel groups of the second row and the third row are also staggered from each other.
Wherein each sub-pixel includes a light emitting region (display region) and a non-light emitting region (non-display region), and each sub-pixel includes a cathode, an anode, and an electroluminescent layer (organic emission layer) between the cathode and the anode for generating light of a predetermined color to realize display. Three vapor deposition processes are generally required to form electroluminescent layers of corresponding colors (e.g., red, green, or blue) in the light emitting regions of the pixel regions of the corresponding colors, respectively. In this embodiment, the first sub-pixel 301 is a red (R) sub-pixel, the second sub-pixel 303 is a green (G) sub-pixel, and the third sub-pixel 305 is a blue (B) sub-pixel; accordingly, the first subpixel 301 includes an R light emitting region 302 and an R non-light emitting region (not numbered in the drawing), and includes an organic emission layer for emitting red light; the second subpixel 303 includes a G light emitting region 304 and a G non-light emitting region (not numbered in the drawing), and includes an organic emission layer for emitting green light; the third subpixel 305 includes a B light emitting region 306 and a B non-light emitting region (not numbered in the figure), and includes an organic emission layer for emitting blue light.
Since the luminous efficiency of the B sub-pixel is typically the lowest and the required luminous area is correspondingly larger, in a preferred embodiment the area of the third sub-pixel 305 is larger than the areas of the first sub-pixel 301 and the second sub-pixel 303. More preferably, the first sub-pixel 301 and the second sub-pixel 303 are equal in shape and area. In this embodiment, as shown in fig. 3A, the first sub-pixel 301 and the second sub-pixel 303 are square, the third sub-pixel 305 is rectangular, wherein the length and width of the first sub-pixel 301 and the second sub-pixel 303 are h1, the width of the third sub-pixel 305 is h1, and the height is 2×h1, i.e. the area of the B sub-pixel is 2 times that of the G sub-pixel or the R sub-pixel. It should be understood that the shapes of the first sub-pixel 301, the second sub-pixel 303, and the third sub-pixel 303 are not limited to a rectangle, but may be other quadrangles other than a rectangle, or one or any combination of polygons such as a triangle, pentagon, hexagon, octagon, and the like. Meanwhile, the areas of the first sub-pixel 301 and the second sub-pixel 303 may be unequal, and the area of the third sub-pixel 305 is not limited to 2 times the area of the first sub-pixel 301 or the second sub-pixel 303, and the shape and/or the area of each sub-pixel may be adjusted accordingly according to the color matching requirement.
As shown in fig. 3B, the FMM corresponding to the first sub-pixel 301 or the second sub-pixel 303 includes a shielding region 307 and an evaporation opening 308. Since the first sub-pixel 301 and the second sub-pixel 303 have the same shape and area, and are arranged in the same manner, the same FMM may be used for two vapor deposition, and of course, two FMMs may be used for vapor deposition. As shown in fig. 3A, in the present embodiment, the first sub-pixels 301 in the same row of pixel units are arranged in a straight line, and the second sub-pixels 303 in the same row of pixel units are arranged in a straight line. For example, the vapor deposition openings of the first row and the first column on the vapor deposition mask plate are used for forming first sub-pixels (1, 1) in the pixel units of the first row and the first column, the vapor deposition openings of the first row and the second column are used for forming first sub-pixels (1, 2) in the pixel units of the first row and the second column, the vapor deposition openings of the second row and the first column are used for forming first sub-pixels (2, 1) in the pixel units of the second row and the first column, and so on. As shown in fig. 3C, the FMM corresponding to the third sub-pixel 305 includes a shielding region 309 and an evaporation opening 310. Since the area of the third sub-pixel 305 is larger than the areas of the first sub-pixel 301 and the second sub-pixel 303, the area of the vapor deposition opening 310 is also larger than the area of the vapor deposition opening 308. The vapor deposition openings 310 of two adjacent columns of the vapor deposition mask are staggered. It should be noted that, fig. 3B and fig. 3C only show the vapor deposition openings corresponding to 8 rows by 8 columns of pixel units, but in practice, the number of vapor deposition openings may be changed correspondingly according to the number of pixel units.
Referring to fig. 3A and 3C, in this embodiment, the same pixel group is composed of two adjacent pixel units in the same column, two adjacent third sub-pixels 305 in the same column are formed by vapor deposition through the same vapor deposition opening 310 on the vapor deposition mask, and then the light emitting areas of the two third sub-pixels are defined by the anode and the cathode. For example, the third sub-pixel (1, 1) of the first row and the first column and the third sub-pixel (2, 1) of the second row and the first column are formed by vapor deposition using the same vapor deposition opening, the third sub-pixel (3, 1) of the third row and the first column and the third sub-pixel (4, 1) of the fourth row and the first column are formed by vapor deposition using the same vapor deposition opening, the third sub-pixel (2, 2) of the second row and the third sub-pixel (3, 2) of the third row and the second column are formed by vapor deposition using the same vapor deposition opening, and so on. Of course, the third sub-pixels of the first and last rows of the even columns may be formed using one vapor deposition opening alone, for example, the third sub-pixels (1, 2) of the second row of the first row individually correspond to one vapor deposition opening. As described above, the two third sub-pixels 305 are formed by vapor deposition through the same vapor deposition opening 310 on the vapor deposition mask, which is not limited by the size of Bridge, and the distance h2 between the two third sub-pixels formed by vapor deposition through the same vapor deposition opening 310 can be designed to be smaller (as shown in fig. 3A), so that the opening area of the FFM can be increased, and the opening ratio can be improved; of course, the size H2 of Bridge may be increased to enhance the strength of the vapor deposition mask plate when the aperture ratio is constant.
With continued reference to fig. 3A, the light emitting areas 306 of the third sub-pixels 305 of two adjacent columns on the same row are arranged in a staggered manner, that is, the light emitting areas 306 of the third sub-pixels 305 of two adjacent columns on the same row are not arranged in a straight line, but have a pitch h3 in the column direction. In detail, the light emitting areas of the third sub-pixels of the two pixel units within the same pixel group are shifted toward the boundary of the two third sub-pixels. For example, in each Pixel unit Pixel, the center line of the light emitting region 306 of the third sub-Pixel 305 does not coincide with the boundary line of the first sub-Pixel 301 and the second sub-Pixel 303. It should be noted that, since two pixel units in the same pixel group share one side, the shared side is a boundary line of the two pixel units, but it should be understood that the "boundary" or "boundary line" herein is not limited to a physical "boundary" or "boundary line", but may refer to a virtual "boundary" or "boundary line" between the two pixel units.
Further, the light emitting areas of the third sub-pixels of the two pixel units in the same pixel group are distributed in a mirror symmetry manner, that is, the light emitting areas of the third sub-pixels of the two pixel units are offset to the boundary line by the same amount. In detail, the third sub-pixels of the first row and first column pixel units (1, 1) and the third sub-pixels of the first row and second column pixel units (1, 2) are formed by using the same evaporation opening, wherein the light emitting areas of the third sub-pixels of the first row and first column pixel units (1, 1) are downwards shifted, and the light emitting areas of the third sub-pixels of the first row and second column pixel units (1, 2) are upwards shifted; similarly, the third sub-pixels of the second row and second column pixel units (2, 2) and the third sub-pixels of the third row and second column pixel units (3, 2) are formed by using the same evaporation opening, wherein the light emitting areas of the third sub-pixels of the second row and second column pixel units (2, 2) are downwards offset, and the light emitting areas of the third sub-pixels of the third row and second column pixel units (3, 2) are upwards offset. In this way, one of the light emitting areas 306 of the third sub-pixels 305 of the two adjacent columns of pixel units on the same row is shifted upwards, and the other is shifted downwards, and the two pixels are arranged in a staggered manner visually, so that the display effect can be effectively improved. Preferably, the light emitting areas of the third sub-pixels of two pixel units within the same pixel group are mirror symmetric, i.e. the two light emitting areas are equally sized from the boundary of two pixel units, i.e. h10=h11.
In this embodiment, the arrangement modes of the pixel groups of all the odd columns are the same, the arrangement modes of the pixel groups of all the even columns are the same, and the pixel groups of two adjacent columns are staggered with each other. Meanwhile, the evaporation openings of the third sub-pixels 305 in two adjacent columns in the evaporation mask are also staggered. Specifically, the arrangement manner of the vapor deposition openings 310 on the vapor deposition masks corresponding to the third sub-pixels of all the odd columns is the same, the arrangement manner of the vapor deposition openings 310 on the vapor deposition masks corresponding to the third sub-pixels of all the even columns is the same, and the vapor deposition openings 310 of the third sub-pixels of the odd columns and the even columns on the vapor deposition masks are staggered from each other, i.e., the vapor deposition openings 310 of the third sub-pixels of two adjacent columns on the same row are not arranged in a straight line, but have a distance H3. Thus, the purpose of staggered arrangement of the light emitting areas can be realized through arrangement of the evaporation openings 310, the strength of the evaporation mask plate can be improved, and the difficulty of an evaporation process can be reduced.
Example two
The difference between the first embodiment and the second embodiment is that the first sub-pixels and the second sub-pixels of all the pixel units in the same column are arranged identically, but the first sub-pixels and the second sub-pixels of the pixel units in the same row are arranged alternately. As shown in fig. 4A, the Pixel structure of the OLED display panel includes a plurality of Pixel groups arranged in an array, each Pixel group includes a plurality of Pixel units Pixel, each Pixel unit Pixel includes a first sub-Pixel 401, a second sub-Pixel 403 and a third sub-Pixel 405, the first sub-Pixel 401 and the second sub-Pixel 403 are arranged in a column, the third sub-Pixel 405 is arranged in another column, and the first sub-Pixel 401 and the second sub-Pixel 403 of the Pixel unit in the same row are staggered on a straight line.
Fig. 4B is a schematic diagram of an FMM corresponding to the first subpixel of fig. 4A, which includes a shielding region 407 and an evaporation opening 408. Fig. 4C is a schematic diagram of an FMM corresponding to the second sub-pixel of fig. 4A, the FMM including a shielding region 409 and an evaporation opening 410. As shown in fig. 4B and 4C, since the first sub-pixels 401 and the second sub-pixels 403 of the pixel units in the same row are staggered on one straight line, the vapor deposition openings corresponding to the first sub-pixels 401 of the pixel units in the same row are not located on the same straight line, but the vapor deposition openings corresponding to the first sub-pixels of the pixel units in all the odd columns in the same row are arranged on one straight line, and the vapor deposition openings corresponding to the first sub-pixels of the pixel units in all the even columns in the same row are arranged on another straight line. For example, in fig. 4B, vapor deposition openings corresponding to the first sub-pixels (1, 1) of the first row and the first column and vapor deposition openings corresponding to the third sub-pixels (1, 3) of the first row and the third column are arranged on one straight line, and vapor deposition openings corresponding to the first sub-pixels (1, 2) of the first row and the second column and vapor deposition openings corresponding to the first sub-pixels (1, 4) of the first row and the fourth column are arranged on the other straight line; in fig. 4C, the vapor deposition openings corresponding to the second sub-pixels (1, 1) of the first row and the first column and the vapor deposition openings corresponding to the second sub-pixels (1, 3) of the first row and the third column are arranged on one straight line, and the vapor deposition openings corresponding to the second sub-pixels (1, 2) of the first row and the second sub-pixels (1, 4) of the first row and the fourth column are arranged on the other straight line.
Example III
The difference between the first embodiment and the second embodiment is that the first sub-pixels and the second sub-pixels of all the pixel units in the same row are arranged identically, but the adjacent two pixel units in the same column are mirror symmetrical. As shown in fig. 5A, each Pixel unit Pixel includes a first sub-Pixel 501, a second sub-Pixel 503 and a third sub-Pixel 505, and the Pixel units of two adjacent rows in the same column are mirror symmetrical.
Fig. 5B is a schematic diagram of an FMM corresponding to the R sub-pixel of fig. 5A, the FMM including a shielding region 507 and an evaporation opening 508. Fig. 5C is a schematic diagram of an FMM corresponding to the G sub-pixel of fig. 5A, the FMM including a shielding region 509 and an evaporation opening 510. As shown in fig. 5B and 5C, the pixel units in two adjacent rows in the same column are mirror symmetrical, so that the other rows except the first row and the last row can be formed by sharing one evaporation opening between the two adjacent rows. For example, in fig. 5B, the first sub-pixels (2, 1) of the first column and the first sub-pixels (3, 1) of the first column and the second row may share the same vapor deposition opening 508 for vapor deposition; in fig. 5C, the first sub-pixels (1, 1) of the first row and the first column and the first sub-pixels (2, 1) of the second row and the first column may be vapor-deposited and formed by sharing the same vapor deposition opening 510.
Example IV
Fig. 6A is a schematic diagram of pixel arrangement of an OLED display panel in a fourth embodiment of the invention, and fig. 6B is a schematic diagram of an FMM corresponding to the third sub-pixel of fig. 6A.
As shown in fig. 6A, the pixel structure of the OLED display panel includes a plurality of pixel groups arranged in an array, and a pixel array of rows and columns is formed by periodically moving one pixel group. Each Pixel group is composed of a plurality of Pixel units Pixel adjacent to each other on the same column, for example, one Pixel group shown by a dashed line box in fig. 6A is composed of Pixel units (2, 2) of the second row and the second column, pixel units (3, 2) of the third row and the second column, and Pixel units (3, 2) of the fourth row and the second column. Each Pixel unit Pixel includes a first sub-Pixel 601, a second sub-Pixel 603, and a third sub-Pixel 605, where the first sub-Pixel 601 and the second sub-Pixel 603 are arranged in one column, and the third sub-Pixel 605 is arranged in another column. For simplicity, only 8 rows by 3 columns of pixel units are shown in fig. 6A, but in practice, the number of pixel units may be changed according to the actual display requirement, and is not limited to an integer multiple of 3 columns.
As shown in fig. 6B, the FMM corresponding to the third sub-pixel 605 includes a shielding region 609 and an evaporation opening 610. Note that, fig. 6B only shows the vapor deposition openings corresponding to 9 rows by 6 columns of pixel units, but in practice, the number of vapor deposition openings may be changed according to the number of pixel units.
Referring to fig. 6A and 6B, in this embodiment, three adjacent third sub-pixels 605 in the same column are formed by vapor deposition through the same vapor deposition opening 610 on the vapor deposition mask, and then the light emitting areas of the two third sub-pixels are defined by the anode and the cathode. In addition, as shown by the dashed circles in fig. 6B, the vapor deposition openings of two adjacent columns of the vapor deposition mask are arranged in a staggered manner. The three third sub-pixels 605 are formed by vapor deposition through the same vapor deposition opening 610 on the vapor deposition mask plate, and the size of Bridge is not required to be limited, so that the space design of the third sub-pixels formed by vapor deposition through the same vapor deposition opening 610 is smaller, the opening area of the FFM can be increased, and the opening ratio is improved; of course, the size of Bridge can be increased under the condition of a certain aperture ratio, so that the strength of the vapor deposition mask plate can be enhanced.
For example, the third sub-pixel (1, 1) of the first row and the first column, the third sub-pixel (2, 1) of the second row and the first column, and the third sub-pixel (3, 1) of the third row and the first column are formed by vapor deposition using the same vapor deposition opening, the third sub-pixel (2, 2) of the second row and the second column, the third sub-pixel (3, 2) of the third row and the third sub-pixel (4, 2) of the fourth row and the second column are formed by vapor deposition using the same vapor deposition opening, the third sub-pixel (3, 3) of the third row and the third sub-pixel (4, 3) of the fourth row and the third sub-pixel (5, 3) of the fifth row and so on. The pixel units in the edge area may be formed by using one vapor deposition opening alone or by sharing one vapor deposition opening with two pixel units, which are limited by the panel area. As shown in fig. 6B, the third sub-pixels (1, 2) of the first row of the second column individually correspond to one vapor deposition opening, the third sub-pixels of the last two rows of pixel units of the second column share one vapor deposition opening, the third sub-pixels of the first row of the third column and the third sub-pixels of the second row of pixel units share one vapor deposition opening, and the third sub-pixels of the last row of pixel units of the third column individually use one vapor deposition opening.
As shown in fig. 6A, the light emitting regions 606 of the third sub-pixels 605 of two adjacent columns on the same row are arranged in a staggered manner, that is, the light emitting regions 606 of the third sub-pixels 605 of two adjacent columns on the same row are not arranged in a straight line but have a pitch in the column direction. In detail, in three pixel units in the same pixel group, the light emitting area of the third sub-pixel of the middle pixel unit is located at the center of the third sub-pixel, and the light emitting areas of the third sub-pixels of the other two pixel units are offset to the middle third sub-pixel. For example, the light emitting area of the third sub-pixel of the pixel unit (2, 2) of the second row and the second column is shifted downward, the light emitting area of the third sub-pixel of the pixel unit (3, 2) of the third row and the second column is centered, and the light emitting area of the third sub-pixel of the pixel unit (2, 2) of the second row and the second column is shifted upward. In this way, one of the light emitting areas 606 of the third sub-pixels 605 of two adjacent columns on the same row is shifted upwards, and the other is shifted downwards, and the two light emitting areas are arranged in a staggered manner visually, so that the display effect can be effectively improved. Further, the distance between the light emitting area of the third sub-pixel of the pixel unit (2, 2) of the second row and the boundary of the pixel unit (3, 2) of the third row and the second column is denoted as h4, the distance between the light emitting area of the third sub-pixel of the pixel unit (3, 2) of the third row and the boundary of the pixel unit (2, 2) of the second row and the second column is denoted as h5, the distance between the light emitting area of the third sub-pixel of the pixel unit (3, 2) of the third row and the boundary of the pixel unit (4, 2) of the fourth row and the second column is denoted as h6, the distance between the light emitting area of the third sub-pixel of the pixel unit (4, 2) of the fourth row and the boundary of the pixel unit (3, 2) of the fourth row and the second column is denoted as h7, preferably, h5=h6, h4=h7, and h4 < h5.
In this embodiment, the arrangement modes of the pixel groups of all 3 integer multiple columns are the same, the arrangement modes of the pixel groups of all 3 integer multiple minus 1 column are the same, the arrangement modes of the pixel groups of all 3 integer multiple minus 2 columns are the same, and the adjacent two columns of pixel groups are staggered with each other. Therefore, the vapor deposition openings 610 of adjacent three columns in the vapor deposition mask plate are staggered, as shown in fig. 6B, the arrangement modes of vapor deposition openings of all 3 integral multiple columns are the same, the arrangement modes of vapor deposition openings of all 3 integral multiple minus 1 columns are the same, and the arrangement modes of vapor deposition openings of all 3 integral multiple minus 2 columns are the same. Thus, the purpose of staggered arrangement of the light emitting areas can be realized through arrangement of the evaporation openings 610, the strength of the evaporation mask plate can be improved, and the difficulty of an evaporation process can be reduced.
Example five
The embodiment provides a method for forming a pixel structure, which can utilize three vapor deposition processes to form electroluminescent layers with corresponding colors (red, green or blue) in light-emitting areas of pixel areas with corresponding colors respectively, wherein third sub-pixels (such as blue sub-pixels) in the same pixel group are formed by vapor deposition through the same vapor deposition opening on a vapor deposition mask.
The pixel structure, the method for forming the same, the OLED display panel and the vapor deposition mask plate according to the present invention are described in detail in connection with the several embodiments, but it should be understood that the above description is only for describing the preferred embodiments of the present invention, and not for limiting the scope of the present invention, and any changes and modifications made by those skilled in the art according to the disclosure described above are all within the scope of the claims. For example, two adjacent third sub-pixels in the same row as described in the first to third embodiments may be formed by vapor deposition through the same vapor deposition opening in the vapor deposition mask, or three adjacent third sub-pixels in the same row as described in the fourth embodiment may be formed by vapor deposition through the same vapor deposition opening in the vapor deposition mask, or four or more adjacent third sub-pixels in the same row may be formed by vapor deposition through the same vapor deposition opening in the vapor deposition mask. Of course, if the third sub-pixel has a larger length, for example, when more than five sub-pixels share the same vapor deposition opening, the vapor deposition opening is longer in the length direction, the FMM is easily deformed by the influence of the magnetic force line direction of the magnet plate during use, and is easily damaged and deformed during cleaning and storage, so that it is preferable that four or less third sub-pixels share one vapor deposition opening, so that the FMM is relatively stable, and the aperture ratio is also advantageously improved.
It should be noted that, in the present description, each embodiment is described in a progressive manner, and each embodiment is mainly described in a different manner from other embodiments, and identical and similar parts between the embodiments are all enough to refer to each other. For the method disclosed in the embodiment, the description is relatively simple because of corresponding to the structure disclosed in the embodiment, and the relevant points are only referred to the description of the structural parts.

Claims (5)

1. A pixel structure is characterized by comprising a plurality of pixel groups, wherein,
each pixel group consists of a plurality of adjacent pixel units on the same column, each pixel unit comprises a first sub-pixel, a second sub-pixel and a third sub-pixel, the first sub-pixel and the second sub-pixel are arranged in one column, the third sub-pixel is arranged in the other column, and the light emitting areas of the third sub-pixels of the two adjacent columns on the same row are staggered in the column direction; or each pixel group is composed of a plurality of adjacent pixel units on the same row, each pixel unit comprises a first sub-pixel, a second sub-pixel and a third sub-pixel, the first sub-pixel and the second sub-pixel are arranged on one row, the third sub-pixel is arranged on the other row, and the light emitting areas of the third sub-pixels of two adjacent rows on the same column are staggered in the row direction;
the third sub-pixel in the same pixel group is formed by vapor deposition through the same vapor deposition opening on the vapor deposition mask plate; when each pixel group consists of a plurality of pixel units adjacent to one another on the same column, evaporation openings of third sub-pixels of two adjacent columns on the evaporation mask are mutually staggered in the column direction; when each pixel group consists of a plurality of adjacent pixel units on the same row, vapor deposition openings of the third sub-pixels of two adjacent rows on the vapor deposition mask are mutually staggered in the row direction;
each pixel group consists of three pixel units; in the three pixel units in the same pixel group, the light-emitting area of the third sub-pixel of the middle pixel unit is positioned at the center of the third sub-pixel, and the light-emitting areas of the third sub-pixels of the other two pixel units are offset to the middle third sub-pixel; the offset of the light emitting areas of the third sub-pixels of the other two pixel units in the same pixel group to the middle third sub-pixels is the same;
when each pixel group consists of three adjacent pixel units on the same column, the arrangement modes of vapor deposition openings on the vapor deposition masks corresponding to the third sub-pixels of all 3 integral multiple columns are the same, the arrangement modes of vapor deposition openings on the vapor deposition masks corresponding to the third sub-pixels of all 3 integral multiple minus 1 columns are the same, and the arrangement modes of vapor deposition openings on the vapor deposition masks corresponding to the third sub-pixels of all 3 integral multiple minus 2 columns are the same; when each pixel group consists of three adjacent pixel units on the same row, the arrangement modes of vapor deposition openings on the vapor deposition masks corresponding to the third sub-pixels of all 3 integral multiple rows are the same, the arrangement modes of vapor deposition openings on the vapor deposition masks corresponding to the third sub-pixels of all 3 integral multiple minus 1 rows are the same, and the arrangement modes of vapor deposition openings on the vapor deposition masks corresponding to the third sub-pixels of all 3 integral multiple minus 2 rows are the same;
the arrangement modes of vapor deposition openings on the vapor deposition mask corresponding to the third sub-pixels of all 3 integer multiple columns, 3 integer multiple minus 1 column and 3 integer multiple minus 2 columns are mutually different.
2. The pixel structure of claim 1, wherein the first subpixel is a red subpixel, the second subpixel is a green subpixel, the third subpixel is a blue subpixel, and the area of the third subpixel is greater than the areas of the first subpixel and the second subpixel.
3. An OLED display panel comprising a pixel structure as claimed in any one of claims 1 to 2.
4. An evaporation mask, which is used for evaporating the pixel structure of any one of claims 1 to 2.
5. A method of forming a pixel structure according to any one of claims 1 to 2, wherein the third sub-pixels in the same pixel group are formed by vapor deposition through the same vapor deposition opening in the vapor deposition mask.
CN201610931687.XA 2016-10-31 2016-10-31 Pixel structure and forming method thereof, OLED display panel and evaporation mask Active CN108010934B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610931687.XA CN108010934B (en) 2016-10-31 2016-10-31 Pixel structure and forming method thereof, OLED display panel and evaporation mask

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610931687.XA CN108010934B (en) 2016-10-31 2016-10-31 Pixel structure and forming method thereof, OLED display panel and evaporation mask

Publications (2)

Publication Number Publication Date
CN108010934A CN108010934A (en) 2018-05-08
CN108010934B true CN108010934B (en) 2024-01-23

Family

ID=62047855

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610931687.XA Active CN108010934B (en) 2016-10-31 2016-10-31 Pixel structure and forming method thereof, OLED display panel and evaporation mask

Country Status (1)

Country Link
CN (1) CN108010934B (en)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109427850B (en) 2017-08-31 2020-02-21 昆山国显光电有限公司 Pixel structure and display panel comprising same
WO2019042072A1 (en) 2017-08-31 2019-03-07 昆山国显光电有限公司 Pixel structure, oled display device, and driving method
WO2019042013A1 (en) 2017-08-31 2019-03-07 昆山国显光电有限公司 Pixel structure and display device
CN108447892B (en) * 2018-05-11 2024-04-12 京东方科技集团股份有限公司 Pixel structure, mask plate and OLED display substrate
CN108538903A (en) * 2018-05-21 2018-09-14 京东方科技集团股份有限公司 Display device, display panel, dot structure and mask plate
CN109509777A (en) * 2018-11-30 2019-03-22 潍坊歌尔电子有限公司 Display panel, dot structure and its resolution extension method
CN112802884B (en) 2018-12-13 2023-10-31 昆山国显光电有限公司 Pixel arrangement structure, display panel and display device
CN112216714A (en) * 2019-07-09 2021-01-12 陕西坤同半导体科技有限公司 Pixel structure, preparation method thereof, mask, display panel and display device
KR20210103038A (en) * 2020-02-12 2021-08-23 삼성디스플레이 주식회사 Display device
CN112133732B (en) * 2020-09-28 2022-10-28 昆山国显光电有限公司 Pixel structure and preparation method thereof
CN112201679B (en) * 2020-09-30 2022-10-04 昆山国显光电有限公司 Pixel arrangement structure and display panel
CN114975518A (en) * 2021-02-24 2022-08-30 京东方科技集团股份有限公司 Display substrate, manufacturing method thereof, display device and mask plate
CN113540203B (en) * 2021-05-19 2022-11-18 上海和辉光电股份有限公司 Pixel arrangement structure, metal mask plate and organic light-emitting display device
CN113421902A (en) * 2021-06-18 2021-09-21 昆山国显光电有限公司 Pixel structure and display device
CN114438457A (en) * 2021-12-27 2022-05-06 长沙惠科光电有限公司 Mask plate structure, OLED display panel, manufacturing method of OLED display panel and display device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013058323A (en) * 2011-09-07 2013-03-28 Sony Corp Light-emitting panel, display device, and electronic apparatus

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5024021B2 (en) * 2007-12-18 2012-09-12 セイコーエプソン株式会社 LIGHT EMITTING DEVICE AND ELECTRONIC DEVICE
US9583034B2 (en) * 2010-10-15 2017-02-28 Lg Display Co., Ltd. Subpixel arrangement structure for display device
JP6566289B2 (en) * 2014-11-26 2019-08-28 Tianma Japan株式会社 Display device, electro-optical device, electric apparatus, metal mask, and pixel array

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013058323A (en) * 2011-09-07 2013-03-28 Sony Corp Light-emitting panel, display device, and electronic apparatus

Also Published As

Publication number Publication date
CN108010934A (en) 2018-05-08

Similar Documents

Publication Publication Date Title
CN108010934B (en) Pixel structure and forming method thereof, OLED display panel and evaporation mask
US10950666B2 (en) Pixel structure, OLED display screen and evaporation mask
US10692940B2 (en) Pixel structure and display panel having the same
EP3451382B1 (en) Pixel array and manufacturing method therefor, and organic light emitting diode array substrate
EP2950348B1 (en) Pixel structure for oled display screen
CN106653799B (en) Pixel structure and OLED display panel comprising same
US10700136B2 (en) Pixel structure and organic light emitting display using the pixel structure
US10446618B2 (en) Pixel structure having common sub-pixels and OLED display panel incorporating the pixel structure
CN106486513B (en) Pixel structure and OLED display panel
TWI585726B (en) Pixel structure
TWI659408B (en) Pixel structure driving method
CN109148543B (en) Pixel structure and display panel
US11302750B2 (en) Pixel structure and OLED display panel
CN108091667A (en) Dot structure and the OLED display panel for including the dot structure
KR20160019243A (en) Organic Light Emitting Diode Display Device And Method Of Driving The Same
CN104659064B (en) Organic light emitting diode display pixel arrangement structure and display device
CN111987130A (en) Display panel, mask assembly and display device
CN212412057U (en) Display panel, mask assembly and display device
CN108807458B (en) Pixel structure and OLED display screen comprising same
WO2022121401A1 (en) Pixel arrangement structure and display panel
JP3211281U (en) Organic light emitting display panel
CN115295598A (en) Pixel arrangement structure, display panel and mask assembly
TWM572073U (en) Pixel structure and OLED display panel

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant