CN107884648A - A kind of method for testing and analyzing of multiport differential transfer channel jitter - Google Patents
A kind of method for testing and analyzing of multiport differential transfer channel jitter Download PDFInfo
- Publication number
- CN107884648A CN107884648A CN201711102893.0A CN201711102893A CN107884648A CN 107884648 A CN107884648 A CN 107884648A CN 201711102893 A CN201711102893 A CN 201711102893A CN 107884648 A CN107884648 A CN 107884648A
- Authority
- CN
- China
- Prior art keywords
- multiport
- network analyzer
- vector network
- jitter
- mix
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Measurement Of Resistance Or Impedance (AREA)
Abstract
The invention discloses a kind of method for testing and analyzing of multiport differential transfer channel jitter, it comprises the following steps:S1. measured piece and multiport vector network analyzer are connected, and multiport vector network analyzer is calibrated;S2. the S parameter of measured piece is obtained using multiport vector network analyzer;S3. the S parameter of measured piece is converted into mix-mode S-parameters;S4. mix-mode S-parameters are changed into time domain impulse response;S5. generation test pattern signal, test pattern signal is subjected to convolution algorithm with time domain impulse response and obtains response signal;S6. response signal is carried out shaking decomposition and analysis, obtains shake index.This method is based on vector network analyzer and carries out multiport differential path jitter analysis, reduces the measurement error of clock timing belt between channel oscilloscope, while avoids the limited test problem brought of oscillograph port number.In addition, this method can avoid the influence that pumping signal error is come to differential transfer channel jitter calibration tape, jitter test precision is improved.
Description
Technical field
The present invention relates to a kind of method for testing and analyzing of multiport differential transfer channel jitter.
Background technology
Vector network analyzer (hereinafter referred to as " arrow net ") extensive use in multiport and differential testing.Swear that net itself is same
When there is driving source and receiver, will arrow net port and measured piece by cable connection together with, arrow net transmission pumping signal to
Measured piece, S parameter is calculated after obtaining information by reference to receiver and measuring receiver, then by formula by S parameter
Switch to mix-mode S-parameters.Mix-mode S-parameters can be used for the frequency domain characteristic of evaluation multiport differential transfer passage.But jitter analysis
It is to be carried out in time domain, it is necessary to which mix-mode S-parameters are obtained into measured piece by the conversion (such as IFFT algorithms) of frequency domain to time domain
Impulse response, then generate certain time length random code (such as using PRBS or ABS), will then be previously obtained pulse
The random code of response and production carries out convolution algorithm, obtains output response of the multiport measured piece under random code excited.Enter one
Step, time domain response is carried out to analyze the features such as the dither cycle and the randomized jitter that obtain measured piece by shaking decomposition algorithm.
At present, the jitter analysis results of high speed data transfer passage are to test to obtain by the time domain such as oscillograph equipment mostly
's.For the jitter analysis of multiport (ports of 4 or more than 4) differential transfer passage, because the port number of oscillograph has
Limit, multiport jitter analysis difficulty is big and efficiency is low.Jitter analysis is carried out to high speed data transfer passage using oscillograph simultaneously
Test, the error of pumping signal are inevitably introduced in test result, influence differential transfer channel jitter test essence
Degree.
The content of the invention
It is an object of the invention to propose a kind of method for testing and analyzing of multiport differential transfer channel jitter, to solve mesh
The test problem of jitter analysis during the high speed data transfer of preceding multiport differential transfer passage.
The present invention to achieve these goals, adopts the following technical scheme that:
A kind of method for testing and analyzing of multiport differential transfer channel jitter, comprises the following steps:
S1. test cable connection measured piece and multiport vector network analyzer are utilized;Realized using Electronic Calibration part more
Port vector network analyzer calibration, the connection end of test cable is extended to by the test end face of multiport vector network analyzer
Mouthful;
S2. the S parameter of measured piece is obtained using multiport vector network analyzer;
S3. the S parameter of measured piece is converted into mix-mode S-parameters;
S4. mix-mode S-parameters are changed into time domain impulse response;
S5. generation test pattern signal, test pattern signal is obtained with time domain impulse response progress convolution algorithm and responded
Signal;
S6. response signal is carried out shaking decomposition and analysis, obtains shake index.
Preferably, multiport vector network analyzer be by four port vector network analyzer connecting valve matrix-expands and
Into.
Preferably, in step s3, the differential topology structure of measured piece is configured;
S parameter is scaled mix-mode S-parameters using configuration relation and formula (1):
SMM=MSM-1 (1)
Wherein, SMMIt is mix-mode S-parameters matrix, S is S parameter matrix, and M is transformation matrix.
Preferably, in step s4, by the change scaling method of frequency domain to time domain, mix-mode S-parameters are changed into time domain impulse
Response.
Preferably, in step s6, the response signal that is obtained using step s5, use the estimation of double dirac models is overall to tremble
It is dynamic, and shake decomposition is carried out, obtain the index such as deterministic jitter and randomized jitter.
Compared with existing scheme, the invention has the advantages that:
1), this method is based on vector network analyzer and carries out multiport differential path jitter analysis, reduces oscillograph and leads to
The measurement error that clock timing belt comes between road, while avoid the limited test problem brought of oscillograph port number.2), this method
The influence that pumping signal error can be avoided to carry out differential transfer channel jitter calibration tape, improve jitter test precision.
Brief description of the drawings
Fig. 1 is a kind of FB(flow block) of the method for testing and analyzing of multiport differential transfer channel jitter in the present invention;
Fig. 2 is the test connection figure of multiport vector network analyzer and test block in the present invention;
Fig. 3 is differential topology structure configuration map in the present invention;
Fig. 4 sets figure for time domain conversion in the present invention;
Fig. 5 is the test pattern signal schematic representation generated in the present invention;
Fig. 6 is the response signal schematic diagram obtained in the present invention
Embodiment
The present invention basic thought be:The S parameter of multiport differential transfer passage is obtained simultaneously by vector network analyzer
Mix-mode S-parameters are converted to, the time domain response of measured piece differential transfer passage is obtained by the transfer algorithm of frequency domain to time domain, are led to
Cross shake decomposition algorithm and the features such as dither cycle and the randomized jitter of analysis acquisition measured piece are carried out to time domain response.
Below in conjunction with the accompanying drawings and embodiment is described in further detail to the present invention:
With reference to shown in Fig. 1, a kind of method for testing and analyzing of multiport differential transfer channel jitter, comprise the following steps:
S1. using test cable connection measured piece and multiport vector network analyzer, realized using Electronic Calibration part more
Port vector network analyzer calibration, the connection end of test cable is extended to by the test end face of multiport vector network analyzer
Mouthful.
Multiport vector network analyzer in the present invention can for example use four port vector network analyzers, by outer
Portion's semi-rigid cable connecting valve matrix-expand is into multiport vector network analyzer, to realize the test of multiport device.
S2. after completing calibration, the S parameter of measured piece is obtained using multiport vector network analyzer.
S3. the differential topology structure of measured piece is configured, as shown in figure 3, after the S parameter for completing measured piece is tested, utilizes Fig. 3
Configuration relation and formula (1), S parameter is scaled mix-mode S-parameters.
SMM=MSM-1 (1)
Wherein, SMMIt is mix-mode S-parameters matrix, S is S parameter matrix, and M is transformation matrix.
S4. carry out time domain conversion to set, as shown in figure 4, by the change scaling method of frequency domain to time domain, by mix-mode S-parameters
It is changed into time domain impulse response.Certainly, a kind of time domain conversion that the present invention is not limited to provide in Fig. 4 is set.
In addition, the change scaling method of frequency to time domain can for example use but be not limited to IFFT conversion.
S5. design and generate test pattern signal, as shown in figure 5, by test in pattern signal and step s4 obtain when
Domain impulse response carries out convolution algorithm and obtains response signal, as shown in Figure 6.
S6. the response signal obtained using step s5, overall shake is estimated using double dirac models, and is shaken
Decompose, obtain the index such as deterministic jitter and randomized jitter.
Certainly, described above is only presently preferred embodiments of the present invention, and the present invention is not limited to enumerate above-described embodiment, should
When explanation, any those skilled in the art are all equivalent substitutes for being made, bright under the teaching of this specification
Aobvious variant, all falls within the essential scope of this specification, ought to be protected by the present invention.
Claims (5)
1. a kind of method for testing and analyzing of multiport differential transfer channel jitter, it is characterised in that comprise the following steps:
S1. using test cable connection measured piece and multiport vector network analyzer, multiport is realized using Electronic Calibration part
Vector network analyzer is calibrated, and the test end face of multiport vector network analyzer is extended into the connectivity port of test cable;
S2. the S parameter of measured piece is obtained using multiport vector network analyzer;
S3. the S parameter of measured piece is converted into mix-mode S-parameters;
S4. mix-mode S-parameters are changed into time domain impulse response;
S5. generation test pattern signal, test pattern signal is subjected to convolution algorithm with time domain impulse response and obtains response signal;
S6. response signal is carried out shaking decomposition and analysis, obtains shake index.
A kind of 2. method for testing and analyzing of multiport differential transfer channel jitter according to claim 1, it is characterised in that
The multiport vector network analyzer is formed by four port vector network analyzer connecting valve matrix-expands.
A kind of 3. method for testing and analyzing of multiport differential transfer channel jitter according to claim 1, it is characterised in that
In the step s3, the differential topology structure of measured piece is configured;
S parameter is scaled mix-mode S-parameters using configuration relation and formula (1):
SMM=MSM-1 (1)
Wherein, SMMIt is mix-mode S-parameters matrix, S is S parameter matrix, and M is transformation matrix.
A kind of 4. method for testing and analyzing of multiport differential transfer channel jitter according to claim 1, it is characterised in that
In the step s4, by the change scaling method of frequency domain to time domain, mix-mode S-parameters are changed into time domain impulse response.
A kind of 5. method for testing and analyzing of multiport differential transfer channel jitter according to claim 1, it is characterised in that
In the step s6, the response signal that is obtained using step s5, overall shake is estimated using double dirac models, and trembled
It is dynamic to decompose, obtain the index such as deterministic jitter and randomized jitter.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711102893.0A CN107884648A (en) | 2017-11-10 | 2017-11-10 | A kind of method for testing and analyzing of multiport differential transfer channel jitter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711102893.0A CN107884648A (en) | 2017-11-10 | 2017-11-10 | A kind of method for testing and analyzing of multiport differential transfer channel jitter |
Publications (1)
Publication Number | Publication Date |
---|---|
CN107884648A true CN107884648A (en) | 2018-04-06 |
Family
ID=61779823
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201711102893.0A Pending CN107884648A (en) | 2017-11-10 | 2017-11-10 | A kind of method for testing and analyzing of multiport differential transfer channel jitter |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN107884648A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109683041A (en) * | 2018-12-27 | 2019-04-26 | 中电科仪器仪表有限公司 | A kind of method of high-speed figure interconnecting member complex parameters test |
CN110412527A (en) * | 2019-08-02 | 2019-11-05 | 南京三航信息工程有限公司 | A kind of multi-channel wideband fast calibration device and quick calibration method |
CN110971486A (en) * | 2019-11-21 | 2020-04-07 | 中电科仪器仪表有限公司 | Switch matrix control device and method for integrated multiport network instrument |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103716104A (en) * | 2014-01-15 | 2014-04-09 | 上海创远仪器技术股份有限公司 | System and method for achieving multi-port radio frequency device measuring based on radio frequency switch matrix |
US20170023628A1 (en) * | 2015-07-20 | 2017-01-26 | Tektronix, Inc. | Time corrected time-domain reflectometer |
CN106707053A (en) * | 2016-11-15 | 2017-05-24 | 中国电子科技集团公司第四十研究所 | System and method for improving high speed link test capability of vector network analyzer |
-
2017
- 2017-11-10 CN CN201711102893.0A patent/CN107884648A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103716104A (en) * | 2014-01-15 | 2014-04-09 | 上海创远仪器技术股份有限公司 | System and method for achieving multi-port radio frequency device measuring based on radio frequency switch matrix |
US20170023628A1 (en) * | 2015-07-20 | 2017-01-26 | Tektronix, Inc. | Time corrected time-domain reflectometer |
CN106707053A (en) * | 2016-11-15 | 2017-05-24 | 中国电子科技集团公司第四十研究所 | System and method for improving high speed link test capability of vector network analyzer |
Non-Patent Citations (3)
Title |
---|
孙灯亮: "《信号完整性测量技术》", 31 August 2013 * |
张华: "高速互连系统的完整性研究", 《中国博士学位论文全文数据库信息科技辑》 * |
邓凌宇: "基于矢量网络分析仪的时域分析技术研究", 《中国优秀硕士学位论文全文数据库工程科技II辑》 * |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109683041A (en) * | 2018-12-27 | 2019-04-26 | 中电科仪器仪表有限公司 | A kind of method of high-speed figure interconnecting member complex parameters test |
CN110412527A (en) * | 2019-08-02 | 2019-11-05 | 南京三航信息工程有限公司 | A kind of multi-channel wideband fast calibration device and quick calibration method |
CN110971486A (en) * | 2019-11-21 | 2020-04-07 | 中电科仪器仪表有限公司 | Switch matrix control device and method for integrated multiport network instrument |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1673768B (en) | Calibration method and apparatus | |
US7478011B2 (en) | Method and system for measuring signal characteristics of data signals transmitted between integrated circuit chips | |
CN105572499B (en) | A kind of eye pattern generation method based on vector network analyzer | |
CN109324248A (en) | Integrated vector network analyzer and its test method for data domain analysis | |
CN107884648A (en) | A kind of method for testing and analyzing of multiport differential transfer channel jitter | |
CN100383535C (en) | Method and device for calibrating wide-band sampling oscillograph | |
CN109709420A (en) | A kind of Integral wire cable test method based on vector network analyzer | |
JP2006105984A (en) | Method and device for measuring digital device | |
CN117434426B (en) | Test method, system and device of switched capacitor filter | |
US20050222821A1 (en) | Test system with differential signal measurement | |
CN108594147B (en) | Analog signal and digital signal synchronous acquisition and synchronous time difference calibration method | |
CN100465944C (en) | Time-base dither method for compensated oscilloscope | |
CN114826503A (en) | Method and device for calibrating parallel bus data sampling window in FPGA | |
US8645091B2 (en) | Evaluating high frequency time domain in embedded device probing | |
US20130285673A1 (en) | System and method for low voltage differential signaling test | |
CN106569162B (en) | A kind of the analog bandwidth measurement method and device of logic analyser probe | |
JP2004061487A (en) | Jitter measurement system of high-speed data output device and total jitter measuring method | |
US20070197169A1 (en) | Systems and methods for transmitter and channel characterization | |
WO2022206746A1 (en) | Method, system and apparatus for measuring photoelectric device and channel, and medium | |
CN106896270A (en) | A kind of measuring method of transmission line impedance | |
CN114124318A (en) | Eye pattern measuring and calculating method and device under additive noise interference and storage medium | |
US9673862B1 (en) | System and method of analyzing crosstalk without measuring aggressor signal | |
CN213637693U (en) | Clock self-testing FPGA | |
CN111191409B (en) | Method and device for simulating chip internal silicon chip pin signals | |
CN104483546B (en) | Spectrum analysis method of FPGA (Field Programmable Gate Array) digital logic signal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180406 |
|
RJ01 | Rejection of invention patent application after publication |