CN107831820A - A kind of single feedback control loop with positive output voltage and negative output voltage of applicable electric pressure converter - Google Patents
A kind of single feedback control loop with positive output voltage and negative output voltage of applicable electric pressure converter Download PDFInfo
- Publication number
- CN107831820A CN107831820A CN201711135206.5A CN201711135206A CN107831820A CN 107831820 A CN107831820 A CN 107831820A CN 201711135206 A CN201711135206 A CN 201711135206A CN 107831820 A CN107831820 A CN 107831820A
- Authority
- CN
- China
- Prior art keywords
- resistance
- error amplifier
- voltage
- pnp transistor
- output voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/26—Current mirrors
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Nonlinear Science (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Dc-Dc Converters (AREA)
Abstract
The present invention relates to a kind of single feedback control loop with positive output voltage and negative output voltage of applicable electric pressure converter, including non-essential resistance and conversion chip, feedback fraction circuit in conversion chip includes resistance I and resistance II, reference voltage V caused by the first port and chip internal of resistance IREFIt is connected, the second port of resistance I is connected with the first port of resistance II, the second port ground connection of resistance II, the feedback pin V of the connecting node and conversion chip of resistance I and resistance IIFBIt is connected；Converter includes control circuit and power switch pipe, and converter has a pin to receive external feedback signal, feedback signal produced after being handled via converter inside list feedback circuit stable positive output voltage and（Or）Negative output voltage.The effect that the present invention passes through internal two error amplifiers so that boosting type converter and inverting type converter can be realized simultaneously under the feedback control loop, and conversion chip only needs a feedback pin port, saves chip pin number.
Description
Technical field
The invention belongs to the internal control technology of electric pressure converter, and in particular to a kind of applicable electric pressure converter has just
Single feedback control loop of output voltage and negative output voltage.
Background technology
In the prior art, the exportable stable magnitude of voltage of electric pressure converter, the magnitude of voltage can be higher than, be equal to or less than
Input voltage, output voltage polarity can just can also be born.It is two kinds of traditional electric pressure converter application drawings as shown in Figure 1A and 1B, its
In, Figure 1A describes a kind of boost type converter circuit structure, and Figure 1B describes a kind of inverting type converter circuit structure, power
Switching tube and control circuit are integrated on conversion chip 10, and conversion chip has multiple pins to export, these pins and external unit
Device is connected.
Electric pressure converter includes input capacitance 12 and output capacitance 14, the first input end connection external electrical of input capacitance 12
Source voltage VIN, the second input end grounding of input capacitance 12；The first input end connection output node V of output capacitance 14OUT, it is defeated
Go out the input end grounding of electric capacity 14 second, output node can connect and load to ground.
The function of electric pressure converter depends on the framework and connected mode of the external component of conversion chip 10.In Figure 1A liter
In pressure type transducer, inductance I 20 is with the series connection of diode 22 in VINAnd VOUTBetween, between the diode 22 of inductance I 20 and first
Connecting node is connected by pin SW with the power switch pipe inside conversion chip 10.First resistor 16 is connected with second resistance 18
It is connected between output node and ground, the connecting node of first resistor 16 and second resistance 18 provides a feedback voltage, the feedback
Voltage is proportional to output voltage, and feedback voltage is connected by pin FB with the circuit inside conversion chip 10.In the anti-of Figure 1B
In facies pattern converter, inductance I 20, electric capacity I 24 and the series connection of inductance II 26 are in VINAnd VOUTBetween, one end connection of diode 22
Connecting node between electric capacity I 24 and inductance II 26, the other end ground connection of the first diode 22.The electricity of first resistor 16 and second
18 series connections are hindered between output node and ground, and feedback voltage passes through pin NFB and the control circuit phase inside conversion chip 10
Even.Electric capacity III 28 is in parallel with first resistor 16.
The internal structure of integrated conversion chip 10 in two kinds of converters is similar, is illustrated in figure 2 inside conversion chip 10
Typical circuit frame structure.Power switch pipe 30 and the series connection of 3rd resistor 32 are flowed through power and opened between inductance I 20 and ground
Close the electric current I on pipe 30SWBeing up-sampled in resistance 32, the turn-on and turn-off of power switch pipe 30 are controlled by ON-OFF control circuit 34,
When power switch pipe 30 turns on, electric current is from VINFlow into ground by inductance I 20, switching tube 30 and 3rd resistor 32；When power is opened
When closing the shut-off of pipe 30, the energy transfer in inductance is stored in into output capacitance 14.Suitable control power switch pipe is turned on and closed
The disconnected time, just a stable voltage can be obtained in output end, in the circuit shown in Figure 1A, the output voltage is more than input electricity
Pressure；In the circuit shown in fig. 1b, the output voltage and input voltage opposite polarity.
Control circuit 34 includes flip-flop circuit and power tube drive circuit, the set end connection clock letter of control circuit
Number, the clock signal is the impulse wave as caused by oscillator.In normal operation, after rising edge clock arrives, it is sent into
Set end turns on power switch pipe, flows through the electric current increase of power tube, after the reset terminal of control circuit receives signal, work(
Rate switching tube turns off, therefore signal deciding power tube opening time that reset terminal receives.The reset terminal connection ratio of control circuit
Compared with the output of device 38.The feedback signal V of output voltageFBConnect the negative input end of the first error amplifier 40, reference voltage VREFEven
The positive input terminal of the first error amplifier 40 is connect, electric capacity IV 42 is connected between output and the ground of the first error amplifier 40.
Voltage V on electric capacity IV 42CIt is a variable quantity, its size depends on the output of the first error amplifier 40.When
During load increase, output voltage declines, VFBAnd then decline, after error amplifier, VCVoltage increases, therefore, VCMagnitude of voltage
It is proportional to output loading.VCIt is connected with the negative input end of comparator 38, the positive input terminal connection adder 44 of comparator.Addition
Device 44 is the sampled signal I on power switch pipeSWIt is added with thermal compensation signal.Rising edge clock signal is sent into set end and opens power
After closing pipe conducting, electric current flows through inductance I 20, power switch pipe 30 and sampling resistor 32, ISWValue characterize the size of the electric current,
Work as ISWIt is more than V with thermal compensation signal sumCWhen, comparator 38 exports reset signal and turns off power switch pipe.If load increase,
VCIncrease, the time of power switch pipe conducting also accordingly increases, so as to by VOUTA definite value is maintained, here it is typical electricity
Stream mode controls.
In boosting type converter, output voltage is on the occasion of positive VFBVoltage Feedback is to FB pins, as shown in Figure 1A.It is right
In inverting type converter in Figure 1B, output voltage is negative value, negative VFBVoltage Feedback is to NFB pins.Although two kinds of conversions
The external structure of device is different, but the integrated conversion chip in Fig. 2 can be simultaneously suitable for both converters, traditional realization side
Formula is to increase the number of pins of chip, as shown in figs. 3 a-3 c.Fig. 3 A show three pins A, B, C conversion chip 10, wherein drawing
Pin A connection reference voltages VREF, the voltage can be produced by external source or be produced by chip internal, and pin B is put with the first error of inside
The positive input terminal of big device 40 is connected, and pin C is connected with the negative input end of internal first error amplifier 40.A, between B, C three
Different annexations can realize the inverting type feedback arrangement shown in booster type feedback arrangement and Fig. 3 C shown in Fig. 3 B respectively.
In figure 3b, pin A is connected with pin B by outside, therefore reference voltage VREFIt is added in the just defeated of error amplifier
Enter on end, output voltage VOUTThe caused feedback voltage V after first resistor 16 and the partial pressure of second resistance 18FBError is added in put
On the negative input end of big device.The output end of first error amplifier 40 changes with the change of load, so as to control power to open
Close the conducting and shut-off of pipe.
In fig. 3 c, pin C is by external ground, the connection section between pin B and first resistor 16 and second resistance 18
Point VNFBIt is connected, first resistor 16 is with the series connection of second resistance 18 in voltage VREFWith-VOUTBetween.When load increase, output voltage
Absolute value reduce, the output V of the first error amplifier 40CIncrease, so as to control the ON time of power switch pipe with load
Change and change.
As shown in figs. 4 a-4 c, Fig. 4 A show two pins A, B conversion core to the integrated conversion chip implementation of another kind
Piece 10, the negative input end of the first error amplifier 40 of pin A inside connection, the positive input terminal ground connection of the first error amplifier 40,
The output end of first error amplifier 40 connects the negative input end of the second error amplifier 41 by the second diode 43.Pin B
The negative input end of the second error amplifier 41 of inside connection, the positive input terminal connection reference voltage V of the second error amplifier 41REF,
The reference voltage is produced by the inside of conversion chip 10, and the output of the second error amplifier 41 produces voltage VC。
Fig. 4 B describe the connected mode of the pin A and pin B as boosting type converter, pin A external connections first
Resistance 16 and second resistance 18, the node provide a feedback voltage VFB, pin A and pin B outsides interconnect, therefore feed back electricity
Press VFBIt is connected to the negative input end of the second error amplifier 41, VCVoltage changes with output loading.
Fig. 4 C describe the connected mode of the pin A and pin B as inverting type converter, pin A external connections first
Resistance 16 and second resistance 18, the node provide a feedback voltage VNFB, the second of pin B external connections second resistance 18
Input.In inverting type converter, VOUTIt is a negative value, VNFBA namely negative value, the first error amplifier 40 export
One positive voltage value, by the negative input end that the second error amplifier 41 is connected to after the second diode 43.Fed back under underloading
Voltage VNFBAbsolute value increase, feedback voltage V under heavy loadsNFBAbsolute value reduce, when under underloading pin A input voltage become
When obtaining more negative, being connected to the output voltage of the first error amplifier 40 of the negative input end of the second error amplifier 41 will increase,
So as to VCVoltage reduces, therefore VCVoltage reflects the change of load.
The feedback arrangement of above-mentioned known two kinds of integrated conversion chips needs extra pin to carry out exterior arrangement to realize boosting
Type converter and inverting type converter.Fig. 3 A-3C show realized using single error amplifier and three outside ports it is same
Chip is applied to inhomogeneity converter, Fig. 4 A-4C show realized using two error amplifiers and two outside ports it is same
Chip is applied to inhomogeneity converter.Here a kind of new construction is proposed so that same chip realizes boosting type converter at the same time
During with inverting type converter, without changing exterior arrangement while minimizing chip pin number.
The content of the invention
The purpose of the present invention is to overcome the deficiencies in the prior art, there is provided a kind of applicable electric pressure converter has just
Single feedback control loop of output voltage and negative output voltage, caused together with simplest exterior arrangement and minimum chip pin number
One chip realizes booster type conversion output and inverting type conversion output simultaneously.
According to technical scheme provided by the invention, single feedback control loop framework includes conversion chip 10 and non-essential resistance 1,
The first port of non-essential resistance 1 and the output voltage V of converterOUTIt is connected, second port and the conversion chip 10 of non-essential resistance 1
Feedback pin VFBIt is connected.
Feedback fraction circuit in the conversion chip 10 includes resistance I 50 and resistance II 52, the first port of resistance I 50
With chip internal caused by reference voltage VREFIt is connected, the second port of resistance I 50 is connected with the first port of resistance II 52, electricity
Hinder the connecting node and the feedback pin V of conversion chip 10 of II 52 second port ground connection, resistance I 50 and resistance II 52FBIt is connected.
Also include the first error amplifier 40 and the second error amplifier 41, the positive input terminal of the first error amplifier 40 with
Reference voltage VREFIt is connected, the negative input end of the first error amplifier 40 is connected with the positive input terminal of the second error amplifier 41, the
The negative input end ground connection of two error amplifiers 41, the negative input end of the first error amplifier 40 and the second error amplifier 41 are just
The connected node 51 of input is connected to the feedback pin end of conversion chip 10；First error amplifier 40 passes through diode I 56
It is connected with current source I 54, the anode of diode I 56 is connected with current source I 54, and the negative electrode of diode I 56 and the first error are amplified
The output of device 40 is connected, and the second error amplifier 41 is connected by diode II 58 with current source I 54, the anode of diode II 58
It is connected with current source I 54, the negative electrode of diode II 58 is connected with the output of the second error amplifier 41, the anode of diode I 56
The node being connected with the anode of diode II 58 is output control signal VC。
The specific implementation of first error amplifier 40 and the second error amplifier 41 with lower unit by being formed, and
One PNP transistor 70, the second PNP transistor 72, the 3rd PNP transistor 74 and the 4th PNP transistor 76, the first NPN transistor
78 and second NPN transistor 80, resistance III 82, resistance IV 84, resistance V 86, resistance VI 88, resistance VII 90 and resistance VIII 92.The
The emitter stage of one PNP transistor 70 and the second PNP transistor 72 is interconnected to current source II 71, the 3rd PNP transistor 74 and the 4th
The emitter stage of PNP transistor 76 is interconnected to current source III 75, the base stage connection V of the first PNP transistor 70REF, the 2nd PNP crystal
The base stage interconnection of the PNP transistor 74 of pipe 72 and the 3rd and VFB, the base earth of the 4th PNP transistor 76.
The base stage of first NPN transistor 78 is interconnected to current source IV 79, the colelctor electrode of the second NPN transistor 80 with colelctor electrode
Current source V 81 is connected, connecting node provides output VC, the base of the base stage of the first NPN transistor 78 and the second NPN transistor 80
Extremely it is connected, resistance V 86 and the series connection of resistance VII 90 are between the emitter stage and ground of the first NPN transistor 78, the 2nd PNP crystal
The colelctor electrode of the PNP transistor 74 of pipe 72 and the 3rd is interconnected to the emitter stage of the first NPN transistor 78, the He of the second PNP transistor 72
The colelctor electrode of 4th PNP transistor 76 respectively by resistance III 82 and resistance IV 84 be interconnected to resistance VI 88 and resistance VIII 92 it
Between, the first NPN transistor 78 and the second NPN transistor 80 match each other to form current-mirror structure.
The present invention has advantages below：Under this single feedback loop control, the configuration of external feedback resistance can be fixed, is led to
Cross the effect of internal two error amplifiers so that can realize that boosting type converter and inverting type turn simultaneously under the feedback control loop
Parallel operation, and conversion chip only needs a feedback pin port, saves chip pin number.
Brief description of the drawings
Figure 1A and Figure 1B is existing booster type electric pressure converter and inverting type electric pressure converter.
Fig. 2 is to change chip internal part partial circuit schematic diagram in electric pressure converter suitable for Figure 1A and Figure 1B.
Fig. 3 A-3C are existing a kind of suitable for outside the conversion chip of booster type electric pressure converter and inverting type electric pressure converter
Portion's configuration mode.
Fig. 4 A-4C are the existing another conversion chip for being applied to booster type electric pressure converter and inverting type electric pressure converter
Exterior arrangement mode.
Fig. 5 is that the present invention is a kind of suitable for booster type electric pressure converter and the Feedback Control Design of inverting type electric pressure converter
Partial circuit schematic diagram.
Fig. 6 be Fig. 5 circuits of the present invention in feedback voltage to control voltage transmitted waveform.
Fig. 7 is a kind of embodiment of the circuit of corresponding diagram 5 of the present invention.
Embodiment
With reference to specific drawings and examples, the invention will be further described.
Feedback Control Design in Fig. 5 dotted line frames is suitable for conversion chip 10, output voltage VOUTPass through non-essential resistance 1
The feedback pin end of conversion chip 10 is added in provide feedback voltage VFB, in the V of chip internalREFIt is connected in series between ground
Resistance I 50 and resistance II 52, the two resistances are equal, connecting node and the feedback pin end of resistance I 50 and resistance II 52
It is connected.Reference voltage VREFIt is connected with the positive input terminal of the first error amplifier, the negative input end of the first error amplifier 40 and
The positive input terminal of two error amplifiers 41 is connected, the negative input end ground connection of the second error amplifier.First error amplifier 40
The node 51 that negative input end is connected with the positive input terminal of the second error amplifier 41 is connected to feedback pin end.
Control signal VCIt is connected with current source I 54, the first error amplifier 40 passes through diode I 56 and the phase of current source I 54
Even, the anode of diode I 56 is connected with current source I 54, the output phase of the negative electrode of diode I 56 and the first error amplifier 40
Even.Second error amplifier 41 is connected by diode II 58 with current source I 54, anode and the current source I 54 of diode II 56
It is connected, the negative electrode of diode II 56 is connected with the output of the second error amplifier 41.
During normal work, V in boosting type converterFBVoltage is on the occasion of and V in inverting type converterFBVoltage is negative value.
In boosting type converter, the positive input terminal voltage of the second error amplifier 41 is more than negative input end voltage, and its output voltage is
High potential, diode II 56 end, and the output of the second error amplifier 41 is to VCVoltage does not influence.When exporting heavily loaded, VOUT
Voltage slightly declines, feedback voltage end VFBVoltage is less than VREFVoltage, the output of the first error amplifier 40 is raised, due to two poles
The effect of pipe I 56 causes the electric current in current source I 54 more to flow into VCIn node, cause VCVoltage is raised, and boost converter is just
More energy can be transmitted to output loading end.When exporting underloading, VOUTVoltage slightly rises, feedback voltage end VFBVoltage is high
In VREFVoltage, the output of the first error amplifier 40 are reduced, and the electric current in current source I 54 is caused due to the effect of diode I 56
More first flow into the first error amplifier 40, cause the reduction of VC voltages, boost converter, which will be reduced, is transferred to output
The energy of load end.
In inverting type converter, VOUTVoltage is negative value, VFBVoltage is also negative value, the positive input of the first error amplifier
Terminal voltage VREFMore than negative input end voltage VFB, its output voltage is high potential, and diode I 56 ends, the first error amplifier 40
Output to VCVoltage does not influence.When exporting heavily loaded, VOUTAbsolute value of voltage slightly declines, feedback voltage end VFBVoltage is high
In ground voltage, the output of the second error amplifier 41 is raised, and the electric current in current source I 54 is caused due to the effect of diode II 56
It is more to flow into VCIn node, cause VCVoltage is raised, and inverting type converter will transmit more energy to output loading end.
When exporting underloading, VOUTAbsolute value of voltage slightly rises, feedback voltage end VFBVoltage is less than VREFVoltage, the second error amplifier
41 output reduces, and causes the electric current in current source I 54 more to flow into the amplification of the second error due to the effect of diode II 56
In device 41, cause VCVoltage reduces, and inverting type converter will reduce the energy for being transferred to output loading end.
Internal resistance II 52 substitutes traditional feedback resistance 18, and conversion chip only needs an external pin port（VFB）Can be same
When be applied to boosting type converter and inverting type converter, chip internal resistance I 50, resistance II 52 and chip exterior resistance 1 are common
With the feedback network for constituting two kinds of converters.
Fig. 6 is feedback voltage V in Fig. 5 circuits of the present inventionFBTo control voltage VCTransmitted waveform, Y-axis represent control voltage
VC, X-axis expression feedback port voltage VFB, work as VFBVoltage is in VREFWhen, VCVoltage is changed between A values and B values in this place, and this is due to
Under boost operating mode, the first error amplifier 40 of high-gain causes VCVoltage and VFBVoltage is related, works as VFBVoltage is less than
VREFWhen, VCVoltage is equal to B values, works as VFBVoltage is higher than VREFWhen, VCVoltage is equal to A values.Under anti-phase mode of operation, high-gain
Second error amplifier 41 causes to work as VFBWhen voltage is 0, VCVoltage is changed between A values and B values in this place.
Fig. 7 is a kind of embodiment of the circuit of corresponding diagram 5 of the present invention.The first error amplifier 40 and the second error are put in Fig. 5
The specific implementation of big device 41 with lower unit by being formed, the first PNP transistor 70, the second PNP transistor the 72, the 3rd
The PNP transistor 76 of PNP transistor 74 and the 4th, the first NPN transistor 78 and the second NPN transistor 80, resistance III 82, resistance IV
84th, resistance V 86, resistance VI 88, resistance VII 90 and resistance VIII 92.The hair of first PNP transistor 70 and the second PNP transistor 72
Emitter-base bandgap grading is interconnected to current source II 71, and the emitter stage of the 3rd PNP transistor 74 and the 4th PNP transistor 76 is interconnected to current source III
75, the base stage connection V of the first PNP transistor 70REF, the base stage interconnection of the second PNP transistor 72 and the 3rd PNP transistor 74 with
VFB, the base earth of the 4th PNP transistor 76.
The base stage of first NPN transistor 78 is interconnected to current source IV 79, the colelctor electrode of the second NPN transistor 80 with colelctor electrode
Current source V 81 is connected, connecting node provides output VC, the base of the base stage of the first NPN transistor 78 and the second NPN transistor 80
Extremely it is connected, resistance V 86 and the series connection of resistance VII 90 are between the emitter stage and ground of the first NPN transistor 78, the 2nd PNP crystal
The colelctor electrode of the PNP transistor 74 of pipe 72 and the 3rd is interconnected to the emitter stage of the first NPN transistor 78, the He of the second PNP transistor 72
The colelctor electrode of 4th PNP transistor 76 respectively by resistance III 82 and resistance IV 84 be interconnected to resistance VI 88 and resistance VIII 92 it
Between, the first NPN transistor 78 and the second NPN transistor 80 match each other to form current-mirror structure.
During normal work, the electric current of current source II 71 flows into the first PNP transistor 70 and the second PNP transistor 72, works as VFB
Voltage is more than VREFDuring voltage, most of electric current of current source II 71 flows into resistance V 86 and resistance VII by PNP transistor 70
90, work as VFBVoltage is less than VREFDuring voltage, most of electric current of current source II 71 flows into resistance III by the second PNP transistor 72
82 and resistance VIII 92.The electric current of current source III 75 flows into the 3rd PNP transistor 74 and the 4th PNP transistor 76, works as VFBVoltage is big
When physical features voltage, most of electric current of current source III 75 flows into resistance IV 84 and resistance VIII 92 by the 4th PNP transistor 76,
Work as VFBWhen voltage is less than physical features voltage, most of electric current of current source III 75 flows into resistance V 86 by the 3rd PNP transistor 74
With resistance VII 90.
The current value and resistance of current source II 71, current source III 75, current source IV 79 and current source V 81 are rationally set
III 82, the resistance of resistance IV 84, resistance V 86, resistance VI 88, resistance VII 90 and resistance VIII 92, work of being boosted in Fig. 6 can be achieved
Transmitted waveform under pattern and anti-phase mode of operation.For example, the current value of current source II 71 and III 75 is arranged to 4 μ A, current source
IV 79 and the current value of current source V 81 be arranged to 2 μ A, resistance III 82, resistance IV 84, the resistance of resistance V 86 and resistance VI 88
It is arranged to 20k Ω, the resistance of resistance VII 90 and resistance VIII 92 is arranged to 10k Ω, VREFIt is set to 1.25V.
Under boost operating mode, VFBVoltage is 1.25V, and the 3rd PNP transistor 74 is ended, all 4 μ of current source III 75
A electric currents flow into resistance IV 84 and resistance VIII 92 by the 4th PNP transistor 76, and 4 μ A electric currents of current source II 71 are respectively with first
PNP transistor 70（2μA）With the second PNP transistor 72（2μA）Flow into resistance V 86, resistance VII 90 and resistance III 82, resistance VIII
92,2 μ A electric currents of current source IV 79 flow into resistance V 86 and resistance VII 90 by the first NPN transistor 78, and the 2 of current source V 81
μ A electric currents flow into resistance VI 88 and resistance VIII 92 by the second NPN transistor 80.Therefore, the electric current for flowing through resistance VIII 92 is 8 μ A,
The electric current for flowing through resistance VI 88 is 2 μ A, and the electric current for flowing through resistance VII 90 is 4 μ A, flows through the electric current of resistance V 86 for 4 μ A, first
The emitter voltage of NPN transistor 78 is the pressure drop of resistance VII 90（40mV）With the pressure drop of resistance V 86（80mV）Sum 120mV,
The emitter voltage of first NPN transistor 78 is the pressure drop of resistance VIII 92（80mV）With the pressure drop of resistance VI 88（40mV）Sum
120mV, the first NPN transistor 78 is consistent with the emitter voltage of the second NPN transistor 80, the colelctor electrode of the second NPN transistor 80 electricity
Press VCIn certain magnitude of voltage.
When output loading is reduced, VFBVoltage increases, and the electric current for flowing through the second PNP transistor 72 is reduced, and flows through the first PNP
The electric current increase of transistor 70, therefore the electric current for flowing through resistance VIII 92 is reduced, VCVoltage reduces；When output loading increase, VFB
Voltage reduces, and flows through the electric current increase of the second PNP transistor 72, the electric current for flowing through the first PNP transistor 70 reduces, therefore flows through
The electric current increase of resistance VIII 92, VCVoltage increases.
Under anti-phase mode of operation, VFBVoltage is 0V, and the first PNP transistor 70 is ended, all 4 μ A electricity of current source II 71
Stream flows into resistance III 82 and resistance VIII 92 by the second PNP transistor 72, and 4 μ A electric currents of current source III 75 are respectively with the 3rd PNP
Transistor 74（2μA）With the 4th PNP transistor 76（2μA）Resistance V 86, resistance VII 90 and resistance IV 84, resistance VIII 92 are flowed into,
2 μ A electric currents of current source IV 79 flow into resistance V 86 and resistance VII 90,2 μ A of current source V 81 by the first NPN transistor 78
Electric current flows into resistance VI 88 and resistance VIII 92 by the second NPN transistor 80.Therefore, the electric current for flowing through resistance VIII 92 is 8 μ A, stream
The electric current for crossing resistance VI 88 is 2 μ A, and the electric current for flowing through resistance VII 90 is 4 μ A, and the electric current for flowing through resistance V 86 is 4 μ A, the first NPN
The emitter voltage of transistor 78 is the pressure drop of resistance VII 90（40mV）With the pressure drop of resistance V 86（80mV）Sum 120mV, the
The emitter voltage of one NPN transistor 78 is the pressure drop of resistance VIII 92（80mV）With the pressure drop of resistance VI 88（40mV）Sum
120mV, the first NPN transistor 78 is consistent with the emitter voltage of the second NPN transistor 80, the colelctor electrode of the second NPN transistor 80 electricity
Press VCIn certain magnitude of voltage.
When output loading increase, VFBVoltage increases, and the electric current for flowing through the 3rd PNP transistor 74 is reduced, and flows through the 4th PNP
The electric current increase of transistor 76, therefore flow through the electric current increase of resistance VIII 92, VCVoltage raises；When output loading is reduced, VFB
Voltage reduces, and flows through the electric current increase of the 3rd PNP transistor 74, the electric current for flowing through the 4th PNP transistor 76 reduces, therefore flows through
The electric current of resistance VIII 92 is reduced, VCVoltage reduces.
In the present invention, the word that the expression such as " connection ", " connected ", " company ", " connecing " is electrical connected, unless otherwise instructed,
Then represent direct or indirect electric connection.The first port and second port of above-mentioned all resistance are the stream according to electric current
Defined through direction, one end that electric current first passes around resistance is first port, and the other end is just second port.
It is complete by above-mentioned description, relevant staff using the above-mentioned desirable embodiment according to the present invention as enlightenment
Various changes and amendments can be carried out without departing from the scope of the technological thought of the present invention' entirely.The present invention's is technical
Scope is not limited to the content on specification, it is necessary to determines its technical scope according to right.
Claims (3)
- A kind of 1. single feedback control loop with positive output voltage and negative output voltage of applicable electric pressure converter, it is characterised in that Including：Non-essential resistance（1）, the non-essential resistance（1）First port and converter output voltage VOUTIt is connected, non-essential resistance （1）Second port and conversion chip（10）Feedback pin VFBIt is connected；Conversion chip（10）, the conversion chip（10）In feedback fraction circuit include resistance I（50）With resistance II（52）, electricity Resistance I（50）First port and chip internal caused by reference voltage VREFIt is connected, resistance I（50）Second port and resistance II （52）First port be connected, resistance II（52）Second port ground connection, resistance I（50）With resistance II（52）Connecting node with Conversion chip（10）Feedback pin VFBIt is connected.
- 2. single feedback loop with positive output voltage and negative output voltage of applicable electric pressure converter according to claim 1 Road, it is characterised in that also including the first error amplifier（40）With the second error amplifier（41）, the first error amplifier（40） Positive input terminal and reference voltage VREFIt is connected, the first error amplifier（40）Negative input end and the second error amplifier（41） Positive input terminal be connected, the second error amplifier（41）Negative input end ground connection, the first error amplifier（40）Negative input end With the second error amplifier（41）The connected node of positive input terminal（51）It is connected to conversion chip（10）Feedback pin end；First error amplifier（40）Pass through diode I（56）With current source I（54）It is connected, diode I（56）Anode with electricity Stream source I（54）It is connected, diode I（56）Negative electrode and the first error amplifier（40）Output be connected, the second error amplifier （41）Pass through diode II（58）With current source I（54）It is connected, diode II（58）Anode and current source I（54）It is connected, two Pole pipe II（58）Negative electrode and the second error amplifier（41）Output be connected, diode I（56）Anode and diode II （58）The connected node of anode be output control signal VC。
- 3. single feedback loop with positive output voltage and negative output voltage of applicable electric pressure converter according to claim 2 Road, it is characterised in that first error amplifier（40）With the second error amplifier（41）Include the first PNP transistor （70）, the second PNP transistor（72）, the 3rd PNP transistor（74）With the 4th PNP transistor（76）, the first NPN transistor（78） With the second NPN transistor（80）And resistance III（82）, resistance IV（84）, resistance V（86）, resistance VI（88）, resistance VII （90）With resistance VIII（92）, the first PNP transistor（70）With the second PNP transistor（72）Emitter stage be interconnected to current source II （71）, the 3rd PNP transistor（74）With the 4th PNP transistor（76）Emitter stage be interconnected to current source III（75）, the first PNP crystalline substances Body pipe（70）Base stage connection VREF, the second PNP transistor（72）With the 3rd PNP transistor（74）Base stage interconnection and VFB, the 4th PNP transistor（76）Base earth；First NPN transistor（78）Base stage and colelctor electrode be interconnected to current source IV（79）, the second NPN transistor（80）Current collection Pole connects current source V（81）, connecting node, which provides, exports VC, the first NPN transistor（78）Base stage and the second NPN transistor （80）Base stage be connected, resistance V（86）With resistance VII（90）Series connection is in the first NPN transistor（78）Emitter stage and ground Between, the second PNP transistor（72）With the 3rd PNP transistor（74）Colelctor electrode be interconnected to the first NPN transistor（78）Transmitting Pole, the second PNP transistor（72）With the 4th PNP transistor（76）Colelctor electrode pass through resistance III respectively（82）With resistance IV（84） It is interconnected to resistance VI（88）With resistance VIII（92）Between, the first NPN transistor（78）With the second NPN transistor（80）Match each other Form current-mirror structure.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711135206.5A CN107831820B (en) | 2017-11-16 | 2017-11-16 | Single feedback loop with positive and negative output voltages suitable for voltage converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711135206.5A CN107831820B (en) | 2017-11-16 | 2017-11-16 | Single feedback loop with positive and negative output voltages suitable for voltage converter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107831820A true CN107831820A (en) | 2018-03-23 |
| CN107831820B CN107831820B (en) | 2020-02-07 |
Family
ID=61652646
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711135206.5A Active CN107831820B (en) | 2017-11-16 | 2017-11-16 | Single feedback loop with positive and negative output voltages suitable for voltage converter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107831820B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111682767A (en) * | 2020-06-30 | 2020-09-18 | 连云港杰瑞电子有限公司 | Boost circuit with fixed voltage difference |
| CN115811225A (en) * | 2023-01-29 | 2023-03-17 | 恩赛半导体(成都)有限公司 | Boost control chip, boost system and electronic device |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1956306A (en) * | 2005-10-25 | 2007-05-02 | 富士通株式会社 | DC-DC converter and dc-dc converter control method |
| CN103219868A (en) * | 2012-01-24 | 2013-07-24 | 株式会社东芝 | Semiconductor integrated circuit device and dc-dc converter |
| CN103546028A (en) * | 2012-07-16 | 2014-01-29 | 上海山小电子科技有限公司 | Boost conversion circuit with constant-current and constant-voltage output |
| US9325233B2 (en) * | 2014-07-01 | 2016-04-26 | Texas Instruments Incorporated | DC to DC converter and PWM controller with adaptive compensation circuit |
| CN105743343A (en) * | 2016-03-24 | 2016-07-06 | 西安电子科技大学昆山创新研究院 | High-efficiency DC-DC boost converter |
-
2017
- 2017-11-16 CN CN201711135206.5A patent/CN107831820B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1956306A (en) * | 2005-10-25 | 2007-05-02 | 富士通株式会社 | DC-DC converter and dc-dc converter control method |
| CN103219868A (en) * | 2012-01-24 | 2013-07-24 | 株式会社东芝 | Semiconductor integrated circuit device and dc-dc converter |
| CN103546028A (en) * | 2012-07-16 | 2014-01-29 | 上海山小电子科技有限公司 | Boost conversion circuit with constant-current and constant-voltage output |
| US9325233B2 (en) * | 2014-07-01 | 2016-04-26 | Texas Instruments Incorporated | DC to DC converter and PWM controller with adaptive compensation circuit |
| CN105743343A (en) * | 2016-03-24 | 2016-07-06 | 西安电子科技大学昆山创新研究院 | High-efficiency DC-DC boost converter |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111682767A (en) * | 2020-06-30 | 2020-09-18 | 连云港杰瑞电子有限公司 | Boost circuit with fixed voltage difference |
| CN115811225A (en) * | 2023-01-29 | 2023-03-17 | 恩赛半导体(成都)有限公司 | Boost control chip, boost system and electronic device |
| CN115811225B (en) * | 2023-01-29 | 2023-05-26 | 恩赛半导体(成都)有限公司 | Boost control chip, boost system and electronic device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107831820B (en) | 2020-02-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101714817B (en) | Voltage converter with line loss compensation | |
| CN106257812B (en) | A kind of power management chip based on the COT control Buck circuits of two-phase containing flow equalizing function | |
| CN107659151B (en) | Buck load current detection circuit and method without external sampling resistor | |
| CN106253671B (en) | A kind of internal ripple compensation circuit suitable for COT controls | |
| CN105634279B (en) | A kind of method for improving single inductor multi-output power converter load transient response | |
| CN106787725B (en) | Multiphase parallel power supply system, single-chip switch integrated circuit and current sharing method | |
| CN102801317B (en) | Adaptive sectional driving DC-DC converter | |
| CN206788232U (en) | Buck converter load current detection circuits with compensation circuit | |
| CN107656124A (en) | Boost load current detection circuits and method without external sampling resistance | |
| CN203872056U (en) | Direct-current power supply controlled by constant power | |
| CN210578256U (en) | Power conversion circuit and generation circuit of analog current signal thereof | |
| CN104052275B (en) | System and method for the two-stage buck-boost converter with fast transient response | |
| CN101685314A (en) | Self-adaptive voltage positioning direct current voltage stabilizer and control method thereof | |
| CN108768142A (en) | A kind of boostrap circuit | |
| CN107276417A (en) | A kind of power-supply system | |
| CN106787626A (en) | Slope compensation circuit and power conversion unit | |
| CN207542990U (en) | A kind of soft starting circuit based on TL431 closed-loop controls | |
| CN102360234A (en) | Current control circuit and current control method | |
| CN206788231U (en) | Boost converter load current detection circuits without external sampling resistance | |
| CN107831820A (en) | A kind of single feedback control loop with positive output voltage and negative output voltage of applicable electric pressure converter | |
| CN107656123A (en) | Buck load current detection circuits and method with compensation circuit | |
| CN104822198B (en) | A kind of control circuit and control method of LED multi-path lamp string | |
| CN102196621A (en) | LED dimming circuit | |
| CN207283505U (en) | APS amplifier power supply circuit and amplifier system | |
| CN106505835B (en) | Voltage clamp circuit and DC-DC converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |