CN107734375A - Video source synchronous clock generation method and device - Google Patents
Video source synchronous clock generation method and device Download PDFInfo
- Publication number
- CN107734375A CN107734375A CN201710866780.1A CN201710866780A CN107734375A CN 107734375 A CN107734375 A CN 107734375A CN 201710866780 A CN201710866780 A CN 201710866780A CN 107734375 A CN107734375 A CN 107734375A
- Authority
- CN
- China
- Prior art keywords
- information
- synchronizing
- video source
- self
- synchronizing information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/4302—Content synchronisation processes, e.g. decoder synchronisation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/4302—Content synchronisation processes, e.g. decoder synchronisation
- H04N21/4305—Synchronising client clock from received content stream, e.g. locking decoder clock with encoder clock, extraction of the PCR packets
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Studio Circuits (AREA)
Abstract
The embodiment of the invention discloses a kind of video source synchronous clock generation method, including：The synchronizing informations of multiple video sources is extracted respectively to obtain Multi-path synchronous information；Select to be used as first object synchronizing information all the way from the Multi-path synchronous information；Generate self-defined synchronizing information；Select to be used as the second object synchronization information all the way from the first object synchronizing information and the self-defined synchronizing information, wherein the second object synchronization information is used to produce more video source synchronizing clock signals.The invention also discloses a kind of video source synchronous clock generation apparatus.The present invention can realize the precise synchronization and more preferable Video processing effect between different video source.
Description
Technical field
The present invention relates to Video processing and display technology field, more particularly to a kind of video source synchronous clock generation method with
A kind of and video source synchronous clock generation apparatus.
Background technology
In video processing equipment, the species in input video source increasingly increases.Processing equipment synchronizes to various video source
During processing, whether used processing clock is synchronous often to be played vital effect.Synchronously believe in video source synchronization process
Number disunity easily causes to handle clock inconsistence problems, thus causes a series of Video processing defects, such as during due to processing
The problems such as Video processing caused by clock deviation is ineffective.
The content of the invention
Embodiments of the invention provide a kind of video source synchronous clock generation method and a kind of production of video source synchronous clock
Generating apparatus, it is possible to achieve precise synchronization and more preferable Video processing effect between different video source.
A kind of video source synchronous clock generation method provided in an embodiment of the present invention, including：Multiple video sources are extracted respectively
Synchronizing information to obtain Multi-path synchronous information；Select as first object synchronously to believe all the way from the Multi-path synchronous information
Breath；Generate self-defined synchronizing information；Select to make all the way from the first object synchronizing information and the self-defined synchronizing information
For the second object synchronization information, wherein the second object synchronization information is used to produce more video source synchronizing clock signals.
In one embodiment of the invention, the synchronizing information of the multiple video sources of extraction, to obtain Multi-path synchronous letter
Breath includes：Information after multipath decoding obtained from acquisition decodes respectively to the vision signal of the multiple video source, wherein
Synchronizing information and video data are included per decoded information described all the way；Extracted respectively from information after the multipath decoding same
Information is walked, to obtain the Multi-path synchronous information.
In one embodiment of the invention, the generation self-defined synchronizing information includes：Control phase-locked loop module
Produce logical code control clock signal；Institute all the way is generated based on the logical code control clock signal and control information
State self-defined synchronizing information.
In one embodiment of the invention, the video source synchronous clock generation method also includes：According to described second
Object synchronization information produces more video source synchronizing clock signals；The synchronizing clock signals are sent to multiple back-end processing moulds
Block, to synchronize processing to more video sources.
In one embodiment of the invention, it is any one in the Multi-path synchronous information and the self-defined synchronizing information
Road includes field synchronization information and row synchronizing information.
A kind of video source synchronous clock generation apparatus that the embodiment of the present invention also provides, including：Synch information extraction module
Group, for extracting the synchronizing information of multiple video sources respectively, to obtain Multi-path synchronous information；First choice module, for from institute
State and select to be used as first object synchronizing information all the way in Multi-path synchronous information；Self-defined synchronizing information generation module, for generating
Self-defined synchronizing information；Second selecting module, for from the first object synchronizing information and the self-defined synchronizing information
Selection be used as the second object synchronization information all the way, wherein the second object synchronization information for produce more video sources with it is synchronous when
Clock signal.
In one embodiment of the invention, the video source synchronous clock generation apparatus also includes：Decoder group, to institute
The vision signal for stating multiple video sources is decoded to obtain respectively information after multipath decoding, decoded information described in each of which road
Include synchronizing information and video data；The synch information extraction module group is used for respectively from being carried after the multipath decoding in information
Synchronizing information is taken out, to obtain the Multi-path synchronous information.
In one embodiment of the invention, the video source synchronous clock generation apparatus also includes：Clock signal produces
Module, for producing more video source synchronizing clock signals and by more video sources according to the second object synchronization information
Synchronizing clock signals are sent to multiple back end processing modules to synchronize processing to more video sources.
In one embodiment of the invention, it is any one in the Multi-path synchronous information and the self-defined synchronizing information
Road includes field synchronization information and row synchronizing information.
In one embodiment of the invention, the self-defined synchronizing information generation module includes：Phase-locked loop module, it is used for
Produce logical code control clock signal；And synchronizing information generation module, for controlling the used time based on the logical code
Clock signal and control signal generate the self-defined synchronizing information all the way.
In one embodiment of the invention, the synch information extraction module group, the first choice module, it is described from
Define synchronizing information generation module and second selecting module is integrated in PLD.
Above-mentioned technical proposal can have following one or more advantages：The embodiment of the present invention is by extracting multiple video sources
Synchronizing information obtain Multi-path synchronous information, the self-defined synchronous letter required for the control signal generation user provided based on user
Breath, based on user's request carry out selection for the first time select from Multi-path synchronous information all the way synchronizing information as first object synchronization
Information, selected based on second of selection of user's request progress from first object synchronizing information and self-defined synchronizing information same all the way
Information is walked as the second object synchronization information, it is final according to the second obtained object synchronization information produce more video sources with it is synchronous when
Clock signal is used to synchronize processing to more video sources, it is achieved thereby that passing through two under the control for the control information that user provides
Level selection is met the synchronizing information of user's requirement, there is provided it is a kind of it is efficient, be easy to the various video that user independently manipulates
Source synchronous clock production method, solve clock inconsistence problems caused by synchronizing signal disunity in video source synchronization process,
Reduce a series of Video processing defects caused by clock problem.
Brief description of the drawings
In order to illustrate the technical solution of the embodiments of the present invention more clearly, required use in being described below to embodiment
Accompanying drawing be briefly described, it should be apparent that, drawings in the following description are only some embodiments of the present invention, for this
For the those of ordinary skill of field, on the premise of not paying creative work, it can also be obtained according to these accompanying drawings other
Accompanying drawing.
Fig. 1 is a kind of schematic flow sheet for video source synchronous clock generation method that one embodiment of the invention provides；
Fig. 2A is a kind of structural representation for video source synchronous clock generation apparatus that another embodiment of the present invention provides；
Fig. 2 B are the concrete structure diagram of video source synchronous clock generation apparatus in Fig. 2A.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is carried out clear, complete
Site preparation describes, it is clear that described embodiment is only part of the embodiment of the present invention, rather than whole embodiments.It is based on
Embodiment in the present invention, those of ordinary skill in the art are obtained every other under the premise of creative work is not made
Embodiment, belong to the scope of protection of the invention.
As shown in figure 1, a kind of video source synchronous clock generation method provided for one embodiment of the invention, the video source
Synchronous clock generation method mainly includes step：
S11:The synchronizing informations of multiple video sources is extracted respectively to obtain Multi-path synchronous information；
S13:Select to be used as first object synchronizing information all the way from the Multi-path synchronous information；Specifically, step S13 examples
The selection carried out in this way under the control action for the first control signal that user provides, so as to be met the first of user's request
Object synchronization information, selection course are, for example, what is realized by possessing the selector of the function of multiselect one, though it is foreseeable that work as institute
When the number for stating multiple video sources is N number of, then corresponding selector is required to realize that M selects 1 function, wherein M>=N, M and N are equal
For the positive integer more than or equal to 2；
S15:Generate self-defined synchronizing information；Specifically, the self-defined synchronizing information is, for example, the provided in user
Generated under the control action of two control signals and the 3rd control signal, so as to be met the described self-defined same of user's request
Walk information；
S17:Select to be used as the second target all the way from the first object synchronizing information and the self-defined synchronizing information
Synchronizing information, wherein the second object synchronization information is used to produce more video source synchronizing clock signals.Specifically, step
S17 is, for example, the selection carried out under the control action for the 4th control signal that user provides, so as to be met user's request
The second object synchronization information, selection course be, for example, by possess the selector of the function of multiselect one realize, it is anticipated that
It is, when the first object synchronizing information and each self-contained synchronizing information all the way of the self-defined synchronizing information, then accordingly
Selector is required to realize that L selects 1 function, wherein L>=2, L are the positive integer more than or equal to 2.
Specifically, step S11 is for example including step：
Information after multipath decoding obtained from acquisition decodes respectively to the vision signal of the multiple video source, wherein
Synchronizing information and video data are included per decoded information described all the way；
Respectively from synchronizing information is extracted in information after the multipath decoding, to obtain the Multi-path synchronous information.
Step S15 is for example including step：
Phase-locked loop module is controlled to produce logical code control clock signal；Specifically, the logical code control used time
Clock signal is, for example, caused in the case where second control signal is as the input signal of the control phase-locked loop module；
It is described self-defined same all the way based on the logical code control clock signal and the 3rd control signal generation
Walk information.It may finally realize that customizing generation according to user meets user's request by the second control signal and the 3rd control signal
The self-defined synchronizing information function.It is described according to user's needs herein it is noted that in other embodiments
Self-defined synchronizing information can for example include the self-defined synchronizing information of multichannel.
Further, the video source synchronous clock generation method also includes step for example after step S17：
More video source synchronizing clock signals are produced according to the second object synchronization information；
More video sources are sent to multiple back end processing modules with synchronizing clock signals, it is same to be carried out to more video sources
Step processing.
Wherein, arbitrarily field synchronization information VS is included all the way in the Multi-path synchronous information and the self-defined synchronizing information
With row synchronizing information HS.Which information specifically to depend on disposal ability and the requirement of system comprising.First control signal, institute
It is, for example, to be grasped by client according to self-demand to state the second control signal, the 3rd control signal and the 4th control signal
The signal made the button of corresponding function or obtained in interactive modes such as inputting interface input corresponding informations.Step S11, S13,
All or part of step in S15 and S17 is, for example, to be realized by PLD such as FPGA logic module,
Can be realized by specific physical circuit.
In summary, it is self-defined required for the embodiment of the present invention generates user by the control signal provided according to user
Synchronizing information, and the control signal by being provided according to user are done and select namely selected corresponding to multiple video sources for the first time
First object synchronizing information is used as all the way in Multi-path synchronous information, is then done second of selection selection namely is provided according to user
Control signal selection first object synchronizing information and self-defined synchronizing information is one of is used as second object synchronization information, it is real
Show the synchronizing signal for being met user's requirement by two-stage selection in the presence of the control information that user provides, there is provided
It is a kind of it is efficient, be easy to the video source synchronous clock generation method that user independently manipulates, solve same in video source synchronization process
Clock inconsistence problems caused by walking signal disunity, reduce a series of Video processing defects caused by clock problem.
As shown in Figure 2 A and 2B, a kind of video source synchronous clock generation apparatus 10 that another embodiment of the present invention provides, it is main
Including：Synch information extraction module group 11, first choice module 12, self-defined synchronizing information generation module 13 and second select
Module 14.Wherein, synch information extraction module group 11 is used for the synchronizing information for extracting multiple video sources respectively, same to obtain multichannel
Information is walked, the multiple video source is for example including video source 1, video source 2, video source 3 and video source 4, correspondingly, the multichannel
Synchronizing information is, for example, 4 tunnels, and synchronizing information described in 4 tunnels corresponds to video source 1, video source 2, video source 3 and video source 4 respectively；The
One selecting module 12 is used to be selected from the Multi-path synchronous information according to the first control signal all the way as first object synchronization
Information；Self-defined synchronizing information generation module 13 is used to generate self-defined synchronization according to the second control signal and the 3rd control signal
Information；Second selecting module 14 is used for according to the 4th control signal from the first object synchronizing information and the self-defined synchronization
Select to be used as the second object synchronization information all the way in information, wherein the second object synchronization information is used to produce more video sources use
Synchronizing clock signals.Herein it is noted that the multiple video source is not limited to include 4 video sources, as needed
Can be any video source for being no less than 2 in other embodiments；First control signal, second control signal,
3rd control signal and the 4th control signal are, for example, to operate pressing for corresponding function according to self-demand by client
Button or the signal obtained in interactive modes such as inputting interface input corresponding informations.Specifically, the selection of first choice module 12
Function is, for example, what is realized by possessing the selector of the function of multiselect one, selector be required to realize M select 1 function it is contemplated that
, when the number of the multiple video source is N number of, then corresponding selector is required to realize that M selects 1 function, wherein M>
=N, M and N are the positive integer more than or equal to 2；Such as in the present embodiment, the number of video source is 4, correspondingly, M>=
4；It is also possible to it is intended that when the first object synchronizing information and the self-defined synchronizing information are each self-contained same all the way
When walking information, the selection function of the second selecting module 14 is, for example, that the selector that 1 function is selected by possessing L is realized, wherein L>
=2, L are the positive integer more than or equal to 2.
Further, video source synchronous clock generation apparatus 10 for example also includes：Decoder group 15, decoder group 15 is for example
Including decoder 151, decoder 153, decoder 155 and decoder 157, decoder 151, decoder 153, the and of decoder 155
Decoder 157 is decoded to obtain multipath decoding to the vision signal of video source 1, video source 2, video source 3 and video source 4 respectively
Information afterwards, decoded information described in each of which road include synchronizing information and video data；Synch information extraction module group 11 is wrapped
Include synch information extraction module 111, synch information extraction module 113, synch information extraction module 115 and synch information extraction mould
Block 117, it is respectively used to extract synchronizing information from 4 road decoded informations, to obtain corresponding respectively to video source 1, video source
2nd, 4 tunnel synchronizing informations of video source 3 and video source 4.Specifically, the number of the decoder, the synch information extraction module
Number it is identical with the number of the video source, be one-to-one relation between three；Such as in the present embodiment, video source
1 corresponds composition all the way with decoder 151 and synch information extraction module 111, video source 2 and decoder 153 and synchronous letter
Cease extraction module 113 and correspond composition all the way, video source 3 corresponds with decoder 155 and synch information extraction module 115
Form all the way, video source 4 is corresponded with decoder 157 and synch information extraction module 117 and formed all the way.
Further, video source synchronous clock generation apparatus 10 for example also includes：Clock signal generating module 16, clock letter
Number generation module 16 be used for according to the second object synchronization information produce more video source synchronizing clock signals and will described in
More video source synchronizing clock signals are sent to multiple back end processing modules 20 to synchronize processing to more video sources.Wherein, institute
The number for stating back end processing module 20 is not limited to 3 shown in Fig. 2 B, can also be any positive integer more than or equal to 2.
Self-defined synchronizing information generation module 13 for example including：Phase-locked loop module 131, phase-locked loop module 131 are used for basis
Second control signal produces logical code control clock signal；And synchronizing information generation module 133, synchronizing information life
It is used to generate described all the way make by oneself based on the logical code control clock signal and the 3rd control signal into module 133
Adopted synchronizing information.It may finally realize that customizing generation according to user meets user by the second control signal and the 3rd control signal
The function of the self-defined synchronizing information of demand.Herein it is noted that in other embodiments, according to user's needs,
The self-defined synchronizing information can for example include the self-defined synchronizing information of multichannel.
Wherein, clock signal generating module 16 for example produces chip GS4911B including clock.Synch information extraction module
11st, first choice module 12, the selecting module 14 of self-defined synchronizing information generation module 13 and second are for example integrated in programmable patrol
Device such as FPGA is collected, is realized by PLD such as FPGA logic module, it is synchronous in other embodiments
Information extraction modules 11, first choice module 12, the selecting module 14 of self-defined synchronizing information generation module 13 and second can also
It is to be realized by specific physical circuit..In the Multi-path synchronous information and the self-defined synchronizing information it is any all the way for example
Including field synchronization information VS and row synchronizing information HS, these depend on clock used in clock signal generating module 16 and produced
The disposal ability of chip and requirement, the clock that the present embodiment uses, which produces chip GS4911B, needs field synchronization information VS, row synchronous
Information HS.Wherein, the function that clock produces chip GS4911B is VS, HS information according to input, standard time clock corresponding to generation
Signal, the clock generated can support 165MHz.Herein it is noted that other clocks can be used in other embodiments
Produce chip and substitute GS4911B, as long as the chip can be completed to produce accurate clock in the case of inputting VS, HS signal
Used as chip is substituted.
The detailed process of the synchronizing information of extraction video source 1 is introduced by taking video source 1 as an example below：
First, the vision signal of video source 1 be input to video source 1 corresponding to decoder 151 decoding obtain corresponding video
The decoded information comprising synchronizing information and video data in source 1；And then the decoded information of corresponding video source 1 is sent into
The extraction that the synch information extraction module 111 of corresponding video source 1 synchronizes information obtains believing corresponding to the field synchronization of video source 1
Cease VS and row synchronizing information HS.Video is refer to corresponding to the synch information extraction process of video source 2, video source 3 and video source 4
Source 1.
The concrete operating principle of the embodiment of the present invention is as follows：
First, first object synchronizing information and self-defined synchronizing information are obtained.It is specific to obtain first object synchronizing information
Process is：The synchronizing information of the multiple video source is obtained respectively, and the synchronizing information of the multiple video source is then sent into the
One selecting module 12, then control first choice module 12 to carry out the function of first time Selection utilization multiselect one by the first control signal
The synchronizing information output of one of them i.e. video source that user is chosen by the first control signal is chosen to be used as first object
Synchronizing information.Obtaining self-defined synchronizing information detailed process is：Phaselocked loop mould is passed through according to the 3rd control signal that user provides
Block 131 obtains the logical code control clock signal needed for user, further according to the logical code control clock signal and
The second control signal control synchronizing information generation module 133 that user provides generates synchronizing information needed for user namely self-defined
Synchronizing information.Wherein synchronizing information generation module 133 is, for example, patrolling by PLD such as FPGA storage insides
Collect what code was realized.Understand, self-defined synchronizing information is the 3 that self-defined synchronizing information generation module 13 provides according to user
Certain synchronization information caused by control signal and the 4th control signal needed for user, thus self-defined synchronizing information independent of
Video source.
Then, the second object synchronization information is obtained.Detailed process is：By first object synchronizing information and self-defined synchronous letter
Breath is input to the second selecting module 14 together, and the second selecting module 14 is carried out under the control for the 4th control signal that user provides
Second of function of Selection utilization multiselect one needs to select first object synchronizing information and self-defined synchronizing information wherein according to user
Conduct the second object synchronization information.
Afterwards, more video source synchronizing clock signals are generated.Detailed process is：Clock in clock signal generating module 16
Produce more video source synchronizing clock signals that chip GS4911B finally needs according to the second object synchronization information generation user.
Wherein, because more video source synchronizing clock signals are finally to produce chip GS4911B outputs by special clock, clock produces core
The second object synchronization information that piece GS4911B is obtained is the unique synchronization information that client is selected by the 4th control signal, therefore
Caused more video sources are only information-related with the unique synchronization information namely the second object synchronization with synchronizing clock signals, with front end
Each video source clock of circuit is defeated eventually through special clock generation chip GS4911B so as to improve without positive connection
The independence of the more video source synchronizing clock signals gone out.
Finally, more video sources are uniformly distributed to each back end processing module 20 with synchronizing clock signals, provided for them
Unified clock signal.Wherein, by between more video source synchronizing clock signals are passed through in distribution procedure each path
Error be negligible so that the clock for receiving each back end processing module of more video source synchronizing clock signals is consistent
Property is guaranteed.
In summary, the embodiment of the present invention provides in user the first control signal, the second control signal, the 3rd control letter
Number and the control of the 4th control signal under, by first choice module 12 select a video source synchronizing information be used as the first mesh
Synchronizing information is marked, then a work in first object synchronizing information and self-defined synchronizing information is selected by the second selecting module 14
For the second final object synchronization information, namely required the second object synchronization letter is obtained by way of successively doing second selecting
Breath, so as to according to selected the second object synchronization information generate more video sources be uniformly supplied to synchronizing clock signals it is each after
End processing module 20 uses, may finally realize it is a kind of it is efficient, be easy to the video source synchronous clock that user independently manipulates and produce
Device, solve clock inconsistence problems caused by synchronizing signal disunity in video source synchronization process, reduce due to clock problem
A series of caused Video processing defects.
In several embodiments provided herein, it should be understood that disclosed system, device and/or method, can
To realize by another way.For example, device embodiment described above is only schematical, for example, the unit/
The division of module, only a kind of division of logic function, can there are other dividing mode, such as multichannel unit when actually realizing
Or module can combine or be desirably integrated into another system, or some features can be ignored, or not perform.It is another, institute
Display or the mutual coupling discussed or direct-coupling or communication connection can be by some interfaces, device or unit
INDIRECT COUPLING or communication connection, can be electrical, mechanical or other forms.
The units/modules illustrated as separating component can be or may not be it is physically separate, as
The part that units/modules are shown can be or may not be physical location, you can with positioned at a place, or can also
It is distributed on multi-channel network unit.Some or all of units/modules therein can be selected to realize according to the actual needs
The purpose of this embodiment scheme.
In addition, each functional unit/module in each embodiment of the present invention can be integrated in a processing unit/module
In or unit/module be individually physically present, can also two or more units/modules be integrated in one
In units/modules.Above-mentioned integrated units/modules can both be realized in the form of hardware, can also add software using hardware
The form of functional unit/module is realized.
The above-mentioned integrated units/modules realized in the form of SFU software functional unit/module, can be stored in a calculating
In machine read/write memory medium.Above-mentioned SFU software functional unit is stored in a storage medium, including some instructions are causing
The one or more processors of one computer equipment (can be personal computer, server, or network equipment etc.) perform
The part steps of each embodiment methods described of the present invention.And foregoing storage medium includes：USB flash disk, mobile hard disk, read-only storage
Device (Read-Only Memory, abbreviation ROM), random access memory (RandomAccess Memory, abbreviation RAM), magnetic disc
Or CD etc. is various can be with the medium of store program codes.
Finally it should be noted that：The above embodiments are merely illustrative of the technical solutions of the present invention, rather than its limitations；Although
The present invention is described in detail with reference to the foregoing embodiments, it will be understood by those within the art that：It still may be used
To be modified to the technical scheme described in foregoing embodiments, or equivalent substitution is carried out to which part technical characteristic；
And these modification or replace, do not make appropriate technical solution essence depart from various embodiments of the present invention technical scheme spirit and
Scope.
Claims (11)
- A kind of 1. video source synchronous clock generation method, it is characterised in that including：The synchronizing informations of multiple video sources is extracted respectively to obtain Multi-path synchronous information；Select to be used as first object synchronizing information all the way from the Multi-path synchronous information；Generate self-defined synchronizing information；Select to be used as the second object synchronization information all the way from the first object synchronizing information and the self-defined synchronizing information, Wherein described second object synchronization information is used to produce more video source synchronizing clock signals.
- 2. video source synchronous clock generation method as claimed in claim 1, it is characterised in that the multiple video sources of extraction Synchronizing information is included with obtaining Multi-path synchronous information：Information after multipath decoding obtained from acquisition decodes respectively to the vision signal of the multiple video source, each of which Decoded information described in road includes synchronizing information and video data；Respectively from synchronizing information is extracted in information after the multipath decoding, to obtain the Multi-path synchronous information.
- 3. video source synchronous clock generation method as claimed in claim 1, it is characterised in that the generation is described self-defined same Step information includes：Phase-locked loop module is controlled to produce logical code control clock signal；The self-defined synchronizing information all the way is generated based on the logical code control clock signal and control signal.
- 4. video source synchronous clock generation method as claimed in claim 1, it is characterised in that also include：More video source synchronizing clock signals are produced according to the second object synchronization information；More video sources are sent to multiple back end processing modules with synchronizing clock signals, to synchronize place to more video sources Reason.
- 5. video source synchronous clock generation method as claimed in claim 1, it is characterised in that the Multi-path synchronous information and institute State in self-defined synchronizing information arbitrarily includes field synchronization information and row synchronizing information all the way.
- A kind of 6. video source synchronous clock generation apparatus, it is characterised in that including：Synch information extraction module group, for extracting the synchronizing information of multiple video sources respectively, to obtain Multi-path synchronous information；First choice module, for selecting to be used as first object synchronizing information all the way from the Multi-path synchronous information；Self-defined synchronizing information generation module, for generating self-defined synchronizing information；Second selecting module, for selecting conduct all the way from the first object synchronizing information and the self-defined synchronizing information Second object synchronization information, wherein the second object synchronization information is used to produce more video source synchronizing clock signals.
- 7. video source synchronous clock generation apparatus as claimed in claim 6, it is characterised in that also include：Decoder group, to institute The vision signal for stating multiple video sources is decoded to obtain respectively information after multipath decoding, decoded information described in each of which road Include synchronizing information and video data；The synch information extraction module group is used for respectively from synchronizing information is extracted in information after the multipath decoding, to obtain The Multi-path synchronous information.
- 8. video source synchronous clock generation apparatus as claimed in claim 6, it is characterised in that also include：Clock signal generating module, for according to the second object synchronization information produce more video source synchronizing clock signals with And more video source synchronizing clock signals are sent to multiple back end processing modules to synchronize processing to more video sources.
- 9. video source synchronous clock generation apparatus as claimed in claim 6, it is characterised in that the Multi-path synchronous information and institute State in self-defined synchronizing information arbitrarily includes field synchronization information and row synchronizing information all the way.
- 10. video source synchronous clock generation apparatus as claimed in claim 6, it is characterised in that the self-defined synchronizing information Generation module includes：Phase-locked loop module, for producing logical code control clock signal；AndSynchronizing information generation module, for described all the way based on the logical code control clock signal and control signal generation Self-defined synchronizing information.
- 11. video source synchronous clock generation apparatus as claimed in claim 6, it is characterised in that the synch information extraction mould Block group, the first choice module, the self-defined synchronizing information generation module and second selecting module are integrated in and can compiled Journey logical device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710866780.1A CN107734375B (en) | 2017-09-22 | 2017-09-22 | Video source synchronous clock generation method and device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710866780.1A CN107734375B (en) | 2017-09-22 | 2017-09-22 | Video source synchronous clock generation method and device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107734375A true CN107734375A (en) | 2018-02-23 |
| CN107734375B CN107734375B (en) | 2019-11-08 |
Family
ID=61207808
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710866780.1A Active CN107734375B (en) | 2017-09-22 | 2017-09-22 | Video source synchronous clock generation method and device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107734375B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112637443A (en) * | 2020-02-21 | 2021-04-09 | 西安诺瓦星云科技股份有限公司 | Source synchronous phase locking method, device and system and card-inserting type video processing equipment |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101316369A (en) * | 2007-05-29 | 2008-12-03 | 索尼株式会社 | Image processing device, method, program and recording medium |
| CN101615906A (en) * | 2008-10-28 | 2009-12-30 | 东莞理工学院 | A kind of clock-synchronization digital phase-locking method and device |
| CN102740061A (en) * | 2012-06-14 | 2012-10-17 | 北京蛙视通信技术有限责任公司 | High-definition optical transceiver and multimedia video digital signal processing method |
| CN103986462A (en) * | 2014-05-30 | 2014-08-13 | 中国电子科技集团公司第五十八研究所 | Fast frequency measuring circuit with high-speed interface |
| CN104469462A (en) * | 2014-12-03 | 2015-03-25 | 成都德芯数字科技有限公司 | Digital video signal processing system and method |
| CN105653748A (en) * | 2014-11-14 | 2016-06-08 | 京微雅格（北京）科技有限公司 | Clock tree resource allocation method and clock tree configuration |
-
2017
- 2017-09-22 CN CN201710866780.1A patent/CN107734375B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101316369A (en) * | 2007-05-29 | 2008-12-03 | 索尼株式会社 | Image processing device, method, program and recording medium |
| CN101615906A (en) * | 2008-10-28 | 2009-12-30 | 东莞理工学院 | A kind of clock-synchronization digital phase-locking method and device |
| CN102740061A (en) * | 2012-06-14 | 2012-10-17 | 北京蛙视通信技术有限责任公司 | High-definition optical transceiver and multimedia video digital signal processing method |
| CN103986462A (en) * | 2014-05-30 | 2014-08-13 | 中国电子科技集团公司第五十八研究所 | Fast frequency measuring circuit with high-speed interface |
| CN105653748A (en) * | 2014-11-14 | 2016-06-08 | 京微雅格（北京）科技有限公司 | Clock tree resource allocation method and clock tree configuration |
| CN104469462A (en) * | 2014-12-03 | 2015-03-25 | 成都德芯数字科技有限公司 | Digital video signal processing system and method |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112637443A (en) * | 2020-02-21 | 2021-04-09 | 西安诺瓦星云科技股份有限公司 | Source synchronous phase locking method, device and system and card-inserting type video processing equipment |
| CN112637443B (en) * | 2020-02-21 | 2024-05-10 | 西安诺瓦星云科技股份有限公司 | Source synchronous phase locking method, device, system and plug-in card type video processing equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107734375B (en) | 2019-11-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110536151A (en) | The synthetic method and device of virtual present special efficacy, live broadcast system | |
| CN103488453B (en) | Integrated positioning and the ultra broadband locating and tracking system and the method that show resolving | |
| CN101419282B (en) | Integration high speed remote sensing data receiving and processing equipment | |
| CN103839562A (en) | Video creation system | |
| CN112069353B (en) | Music playing control method and device, storage medium and electronic equipment | |
| CN105872717A (en) | Video processing method and system, video player and cloud server | |
| CN103677701B (en) | The method and system of large-size screen monitors simultaneous display | |
| CN106851044A (en) | A kind of audio video synchronization back method and device | |
| CN100354798C (en) | Method and apparatus for pre-processing in a common-format control processing input signals of, or output signals for, interfaces of different type | |
| CN105549847B (en) | A kind of image display method and user terminal at playback of songs interface | |
| CN102315929A (en) | Timing synchronization controller of ground simulation system | |
| CN109919691A (en) | A kind of system of data processing, method and device | |
| CN109101298A (en) | Windows striding course window management method, storage medium, electronic equipment and system | |
| CN106911950A (en) | A kind of video synchronization method and system | |
| CN102902746A (en) | Method, device and system for processing mass data | |
| CN104038907A (en) | Handheld cultural relic exhibition system | |
| CN110377106A (en) | System card virtual method, system and medium when a kind of | |
| CN107734375A (en) | Video source synchronous clock generation method and device | |
| CN102117638A (en) | Method for outputting video under control of music rhythm and playing device | |
| CN112327600B (en) | Data synchronization method of redundant controller, redundant controller and instrument control system | |
| CN107291410A (en) | Control method for playing back and device and media sync play system and method | |
| CN110354491A (en) | The whole world is same to take game system, method of data synchronization, electronic equipment and medium | |
| CN105047210B (en) | A kind of the striding equipment synchronous method and device of shuffle playlist | |
| CN103279268B (en) | A kind of interactive approach based on controlled terminal list and device | |
| CN107135407B (en) | Synchronous method and system in a kind of piano video teaching |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |