CN107731745B - Preparation method of vase-shaped contact hole - Google Patents

Preparation method of vase-shaped contact hole Download PDF

Info

Publication number
CN107731745B
CN107731745B CN201710972644.0A CN201710972644A CN107731745B CN 107731745 B CN107731745 B CN 107731745B CN 201710972644 A CN201710972644 A CN 201710972644A CN 107731745 B CN107731745 B CN 107731745B
Authority
CN
China
Prior art keywords
layer
vase
shaped
hole
etched
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201710972644.0A
Other languages
Chinese (zh)
Other versions
CN107731745A (en
Inventor
宋保英
谢岩
邹浩
丁振宇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan Xinxin Integrated Circuit Co ltd
Original Assignee
Wuhan Xinxin Semiconductor Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan Xinxin Semiconductor Manufacturing Co Ltd filed Critical Wuhan Xinxin Semiconductor Manufacturing Co Ltd
Priority to CN201710972644.0A priority Critical patent/CN107731745B/en
Publication of CN107731745A publication Critical patent/CN107731745A/en
Application granted granted Critical
Publication of CN107731745B publication Critical patent/CN107731745B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76805Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics the opening being a via or contact hole penetrating the underlying conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76814Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877Filling of holes, grooves or trenches, e.g. vias, with conductive material

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

The invention relates to the technical field of semiconductors, in particular to a preparation method of a vase-shaped contact hole, which comprises the following steps: step S1, providing a composite film, wherein the composite film comprises a metal layer and a layer to be etched covering the metal layer, and the layer to be etched comprises a first nitride layer, a first oxide layer, a second nitride layer and a second oxide layer which are sequentially stacked; step S2, etching the layer to be etched by using an etching body with high etching ratio of oxide to nitride to form at least one vase-shaped through hole extending to the upper surface of the metal layer; step S3, self-calibration is carried out on the vase-shaped through hole; step S4, covering a first protective layer on the side wall of the vase-shaped through hole by adopting a first physical vapor deposition process; step S5, covering a second protective layer on the bottom of the vase-shaped through hole by adopting a second physical vapor deposition process; step S6, filling the vase-shaped through holes to form vase-shaped contact holes; the contact performance with the metal layer at the bottom is good, and the conductivity is good.

Description

Preparation method of vase-shaped contact hole
Technical Field
The invention relates to the technical field of semiconductors, in particular to a preparation method of a vase-shaped contact hole.
Background
In semiconductor manufacturing, a contact hole is a common structure and is generally used for connecting conductive media of a bottom layer and a top layer, so the performance of a device can be affected by the conductivity of the contact hole, and the conductivity of the contact hole can even cause the failure of the whole wafer.
The contact hole formed by the traditional etching method is difficult to meet the connection requirement with the metal at the bottom in the aspect of morphology, particularly when the metal at the bottom is copper, the back etching of a bottom insulating layer is easy to generate, and the problems of oxidation of the exposed copper metal and uneven surface are also generated.
Disclosure of Invention
In order to solve the problems, the invention provides a preparation method of a vase-shaped contact hole, which comprises the following steps:
step S1, providing a composite film, wherein the composite film comprises a metal layer and a layer to be etched covering the metal layer, and the layer to be etched comprises a first nitride layer, a first oxide layer, a second nitride layer and a second oxide layer which are sequentially stacked;
step S2, etching the layer to be etched by using an etching body with high etching ratio of oxide to nitride to form at least one vase-shaped through hole extending to the upper surface of the metal layer;
step S3, self-calibration is carried out on the vase-shaped through hole;
step S4, covering a first protective layer on the side wall of the vase-shaped through hole by adopting a first physical vapor deposition process;
step S5, covering a second protective layer on the bottom of the vase-shaped through hole by adopting a second physical vapor deposition process;
and step S6, filling the vase-shaped through hole with a metal material to form a vase-shaped contact hole.
In the preparation method, the first physical vapor deposition process is to bombard the side wall of the vase-shaped through hole with argon atoms.
In the above preparation method, the flow rate of the argon atoms is 180 to 220 sccm.
In the above preparation method, the second physical vapor deposition process is to reduce the exposed upper surface of the metal layer by using nitrogen or hydrogen.
In the preparation method, under the condition of adopting the nitrogen, the flow rate is 280-320 sccm;
under the condition of adopting the hydrogen, the flow rate is 380-420 sccm.
The preparation method above, wherein an intermediate step between the step S1 and the step S2 is further included:
sequentially preparing a bottom anti-reflection layer and a photoresist layer on the upper surface of the layer to be etched;
exposing and developing the photoresist layer;
in step S2, the layer to be etched is etched together with the bottom anti-reflection layer.
In the preparation method, the time for preparing the bottom anti-reflection layer is 73-78 s.
In the above preparation method, the gas used for preparing the bottom anti-reflection layer is nitrogen;
the flow rate of the nitrogen is 430-470 sccm.
In the above preparation method, the gas used for preparing the bottom anti-reflection layer is hydrogen;
the flow rate of the hydrogen is 130-170 sccm.
Has the advantages that: the preparation method of the vase-shaped contact hole provided by the invention has good contact performance with the metal layer at the bottom and good conductivity.
Drawings
FIG. 1 is a flow chart illustrating steps of a method for forming a vase-shaped contact hole according to an embodiment of the present invention;
FIGS. 2 to 4 are schematic structural diagrams of steps of the vase-shaped contact hole preparation in one embodiment of the present invention.
Detailed Description
The invention is further illustrated with reference to the following figures and examples.
In a preferred embodiment, as shown in fig. 1, a method for forming a vase-shaped contact hole is provided, and the formed structure can be as shown in fig. 2 to 4, wherein the method can include:
step S1, providing a composite film, where the composite film includes a metal layer 10 and a layer to be etched 20 covering the metal layer 10, and the layer to be etched 20 includes a first nitride layer 21, a first oxide layer 22, a second nitride layer 23, and a second oxide layer 24, which are stacked in sequence;
step S2, etching the layer to be etched 20 by using an etching body with high etching ratio of oxide to nitride, and forming at least one vase-shaped through hole H extending to the upper surface of the metal layer 10;
step S3, self-calibration is carried out on the vase-shaped through hole H;
step S4, covering a first protective layer PT1 on the side wall of the vase-shaped through hole H by adopting a first physical vapor deposition process;
step S5, covering a second protective layer PT2 at the bottom of the vase-shaped through hole H by adopting a second physical vapor deposition process;
and step S6, filling the vase-shaped through holes H to form vase-shaped contact holes.
In the above technical solution, the composite film may further include other structures for manufacturing a semiconductor device, and these structures belong to the conventional technologies in the art and are not described herein again; the vase-shaped through hole H can be formed by two times of etching, and because the aperture at the bottom of the vase-shaped through hole H is small and the aperture at the top of the vase-shaped through hole H is large, the blocking areas of the photoresist etched twice are different; the vase-shaped through hole H can be self-aligned by using an etching substance with good etching directionality, and the self-aligned first nitride layer 21 cannot be etched back.
In a preferred embodiment, the first pvd process bombards the sidewalls of the vase-shaped via H with argon atoms to form the first passivation layer PT1, which can make the sidewalls of the vase-shaped via H smooth.
In the above embodiment, the flow rate of the argon atoms is preferably 180 to 220sccm (standard liter per minute), such as 190sccm, or 195sccm, or 200sccm, or 205sccm, or 210 sccm.
In a preferred embodiment, the second physical vapor deposition process is a reduction of the exposed top surface of the metal layer with nitrogen or hydrogen.
In the above embodiment, preferably, under the condition of using nitrogen gas, the flow rate is 280-320 sccm, such as 280sccm, 290sccm, 300sccm, 310sccm, 220sccm, etc.;
in the case of using hydrogen, the flow rate is 380-420 sccm, such as 380sccm, 390sccm, 400sccm, 410sccm, 420sccm, etc.
In a preferred embodiment, the step S1 and the step S2 further include an intermediate step:
sequentially preparing a bottom anti-reflection layer and a photoresist layer on the upper surface of the layer to be etched 20;
exposing and developing the photoresist layer;
in step S2, the layer to be etched 10 is etched together with the bottom anti-reflection layer.
In the above embodiment, the time for preparing the bottom anti-reflection layer is preferably 73 to 78s, for example 73s, or 74s, or 75s, or 76s, or 77s, or 78 s.
In the above embodiment, preferably, the gas used for preparing the bottom anti-reflection layer is nitrogen;
the flow rate of the nitrogen gas is 430-470 sccm, such as 430sccm, 440sccm, 450sccm, 460sccm, 470sccm, etc.
In the above embodiment, preferably, the gas used for preparing the bottom anti-reflection layer is hydrogen;
the flow rate of the hydrogen gas is 130-170 sccm, such as 130sccm, 140sccm, 150sccm, 160sccm, 170sccm, etc.
Specifically, the pressure used for preparing the bottom anti-reflection layer may be 70mTorr (millitorr), and the radio frequency power of 60MHz using the radio frequency may be 1200W; the pressure adopted by the etching in the step S2 can be 70mTorr, the radio frequency power of 2MHz adopting the radio frequency can be 2000W, the radio frequency power of 27MHz adopting the radio frequency can be 1600W, and the preparation time can be 26S; the pressure for preparing the photoresist for the first time can be 400mTorr, the radio frequency power of 60MHz adopting the radio frequency can be 1200W, the adopted gas can be oxygen, and the preparation time can be 40 s; the pressure for preparing the photoresist for the second time can be 200mTorr, the radio frequency power of 60MHz adopting the radio frequency can be 1200W, the adopted gas can be oxygen, and the preparation time can be 30 s; the pressure adopted by self-calibration can be 30mTorr, the radio frequency power of 2MHz adopting the radio frequency can be 100W, the radio frequency power of 27MHz adopting the radio frequency can be 200W, and the time can be 35 s; the first physical vapor deposition process may employ a pressure of 40mTorr, a radio frequency power of 27MHz using a radio frequency of 300W, and a time of 20 s; the second physical vapor deposition process may employ a pressure of 200mTorr, a RF power of 27MHz of a RF frequency of 250W, and a time of 20 s.
In summary, the method for preparing a vase-shaped contact hole provided by the invention comprises the following steps: step S1, providing a composite film, wherein the composite film comprises a metal layer and a layer to be etched covering the metal layer, and the layer to be etched comprises a first nitride layer, a first oxide layer, a second nitride layer and a second oxide layer which are sequentially stacked; step S2, etching the layer to be etched by using an etching body with high etching ratio of oxide to nitride to form at least one vase-shaped through hole extending to the upper surface of the metal layer; step S3, self-calibration is carried out on the vase-shaped through hole; step S4, covering a first protective layer on the side wall of the vase-shaped through hole by adopting a first physical vapor deposition process; step S5, covering a second protective layer on the bottom of the vase-shaped through hole by adopting a second physical vapor deposition process; step S6, filling the vase-shaped through holes to form vase-shaped contact holes; the contact performance with the metal layer at the bottom is good, and the conductivity is good.
While the specification concludes with claims defining exemplary embodiments of particular structures for practicing the invention, it is believed that other modifications will be made in the spirit of the invention. While the above invention sets forth presently preferred embodiments, these are not intended as limitations.
Various alterations and modifications will no doubt become apparent to those skilled in the art after having read the above description. Therefore, the appended claims should be construed to cover all such variations and modifications as fall within the true spirit and scope of the invention. Any and all equivalent ranges and contents within the scope of the claims should be considered to be within the intent and scope of the present invention.

Claims (9)

1. A preparation method of a vase-shaped contact hole is characterized by comprising the following steps:
step S1, providing a composite film, wherein the composite film comprises a metal layer and a layer to be etched covering the metal layer, and the layer to be etched comprises a first nitride layer, a first oxide layer, a second nitride layer and a second oxide layer which are sequentially stacked;
step S2, etching the layer to be etched by using an etching body with high etching ratio of oxide to nitride to form at least one vase-shaped through hole extending to the upper surface of the metal layer, wherein the aperture of the upper half part of the vase-shaped through hole is larger than that of the lower half part of the vase-shaped through hole, and the upper half part of the vase-shaped through hole has a preset taper;
step S3, self-calibration is carried out on the vase-shaped through hole;
step S4, covering a first protective layer on the side wall of the vase-shaped through hole by adopting a first physical vapor deposition process;
step S5, covering a second protective layer on the bottom of the vase-shaped through hole by adopting a second physical vapor deposition process;
and step S6, filling the vase-shaped through holes to form vase-shaped contact holes.
2. The method according to claim 1, wherein the first physical vapor deposition process is to bombard the sidewall of the vase-shaped through hole with argon atoms.
3. The method according to claim 2, wherein the flow rate of the argon atoms is 180 to 220 sccm.
4. The method according to claim 1, wherein the second physical vapor deposition process is a process of reducing the exposed upper surface of the metal layer using nitrogen or hydrogen.
5. The method according to claim 4, wherein the nitrogen gas is supplied at a flow rate of 280 to 320 sccm;
under the condition of adopting the hydrogen, the flow rate is 380-420 sccm.
6. The method as claimed in claim 1, further comprising an intermediate step between the step S1 and the step S2:
sequentially preparing a bottom anti-reflection layer and a photoresist layer on the upper surface of the layer to be etched;
exposing and developing the photoresist layer;
in step S2, the layer to be etched is etched together with the bottom anti-reflection layer.
7. The method according to claim 6, wherein the time for preparing the bottom anti-reflection layer is 73 to 78 seconds.
8. The method according to claim 6, wherein the gas used for preparing the bottom anti-reflection layer is nitrogen;
the flow rate of the nitrogen is 430-470 sccm.
9. The method according to claim 6, wherein the gas used for preparing the bottom anti-reflection layer is hydrogen;
the flow rate of the hydrogen is 130-170 sccm.
CN201710972644.0A 2017-10-18 2017-10-18 Preparation method of vase-shaped contact hole Active CN107731745B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710972644.0A CN107731745B (en) 2017-10-18 2017-10-18 Preparation method of vase-shaped contact hole

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710972644.0A CN107731745B (en) 2017-10-18 2017-10-18 Preparation method of vase-shaped contact hole

Publications (2)

Publication Number Publication Date
CN107731745A CN107731745A (en) 2018-02-23
CN107731745B true CN107731745B (en) 2020-03-10

Family

ID=61210782

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710972644.0A Active CN107731745B (en) 2017-10-18 2017-10-18 Preparation method of vase-shaped contact hole

Country Status (1)

Country Link
CN (1) CN107731745B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108878352B (en) * 2018-06-26 2021-01-12 武汉新芯集成电路制造有限公司 Appearance structure of contact hole

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101630656A (en) * 2008-07-15 2010-01-20 中芯国际集成电路制造(上海)有限公司 Methods for forming contact hole and dual damascene structure
CN102446846A (en) * 2011-11-28 2012-05-09 上海华力微电子有限公司 Method for achieving high-performance copper interconnection by utilizing upper mask
CN102931051A (en) * 2012-10-09 2013-02-13 上海华力微电子有限公司 Method for increasing MOM (Metal-Oxide-Metal) capacitance density
CN104979271A (en) * 2014-04-03 2015-10-14 中芯国际集成电路制造(上海)有限公司 Interconnection structure formation method
CN105097650A (en) * 2014-05-04 2015-11-25 中芯国际集成电路制造(上海)有限公司 Formation method of contact plug

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6723639B1 (en) * 2001-05-24 2004-04-20 Taiwan Semiconductor Manufacturing Company Prevention of post CMP defects in Cu/FSG process

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101630656A (en) * 2008-07-15 2010-01-20 中芯国际集成电路制造(上海)有限公司 Methods for forming contact hole and dual damascene structure
CN102446846A (en) * 2011-11-28 2012-05-09 上海华力微电子有限公司 Method for achieving high-performance copper interconnection by utilizing upper mask
CN102931051A (en) * 2012-10-09 2013-02-13 上海华力微电子有限公司 Method for increasing MOM (Metal-Oxide-Metal) capacitance density
CN104979271A (en) * 2014-04-03 2015-10-14 中芯国际集成电路制造(上海)有限公司 Interconnection structure formation method
CN105097650A (en) * 2014-05-04 2015-11-25 中芯国际集成电路制造(上海)有限公司 Formation method of contact plug

Also Published As

Publication number Publication date
CN107731745A (en) 2018-02-23

Similar Documents

Publication Publication Date Title
TWI630654B (en) Recessing ultra-low k dielectric using remote plasma source
US7932175B2 (en) Method to form a via
JP3027951B2 (en) Method for manufacturing semiconductor device
JP5419167B2 (en) Semiconductor device manufacturing method and semiconductor device
US9978677B2 (en) Contact via structure and fabricating method thereof
US9761528B2 (en) Interconnection structure
CN106486416B (en) Method for forming metal interconnection structure
JP2002270586A (en) Etching method of organic based insulating film and dual damascene process
US9224675B1 (en) Automatic capacitance tuning for robust middle of the line contact and silicide applications
US20020155726A1 (en) Method of removing silicon nitride film
CN107731745B (en) Preparation method of vase-shaped contact hole
JP2008010534A (en) Semiconductor device and manufacturing method thereof
CN102041508A (en) Groove etching method
CN110890277B (en) Preparation method of groove type metal oxide semiconductor Schottky barrier transistor
US5940730A (en) Method of forming a contact hole of a semiconductor device
US20100072622A1 (en) Method for forming Barrier Layer and the Related Damascene Structure
CN107706147B (en) Preparation method of vertical contact hole
US7312150B2 (en) Method of forming cobalt disilicide layer and method of manufacturing semiconductor device using the same
US8580694B2 (en) Method of patterning hard mask layer for defining deep trench
US11626289B2 (en) Semiconductor structure and method for forming the same
US20090261478A1 (en) Semiconductor device and method for manufacturing the same
CN110534402B (en) Etching method of composite dielectric layer and composite dielectric layer
CN107403726B (en) Method for manufacturing semiconductor device
TWI358094B (en) Method of forming metal wiring of semiconductor de
JP2006179645A (en) Semiconductor device and its manufacturing method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP03 Change of name, title or address

Address after: 430205 No.18, Gaoxin 4th Road, Donghu Development Zone, Wuhan City, Hubei Province

Patentee after: Wuhan Xinxin Integrated Circuit Co.,Ltd.

Country or region after: China

Address before: 430205 No.18, Gaoxin 4th Road, Donghu Development Zone, Wuhan City, Hubei Province

Patentee before: Wuhan Xinxin Semiconductor Manufacturing Co.,Ltd.

Country or region before: China