CN107667475A - 一种用于循环冗余校验的排列演算方法 - Google Patents

一种用于循环冗余校验的排列演算方法 Download PDF

Info

Publication number
CN107667475A
CN107667475A CN201580080126.7A CN201580080126A CN107667475A CN 107667475 A CN107667475 A CN 107667475A CN 201580080126 A CN201580080126 A CN 201580080126A CN 107667475 A CN107667475 A CN 107667475A
Authority
CN
China
Prior art keywords
calculation method
generator polynomial
crc
arrangement calculation
divisor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201580080126.7A
Other languages
English (en)
Chinese (zh)
Inventor
陈泗伽
江永明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AKRIBIS SYSTEMS Pte Ltd
Original Assignee
AKRIBIS SYSTEMS Pte Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AKRIBIS SYSTEMS Pte Ltd filed Critical AKRIBIS SYSTEMS Pte Ltd
Publication of CN107667475A publication Critical patent/CN107667475A/zh
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
    • H03M13/091—Parallel or block-wise CRC computation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1004—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's to protect a block of data words, e.g. CRC or checksum
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/17—Function evaluation by approximation methods, e.g. inter- or extrapolation, smoothing, least mean square method
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
    • H03M13/615—Use of computational or mathematical techniques
    • H03M13/617—Polynomial operations, e.g. operations related to generator polynomials or parity-check polynomials
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045—Arrangements at the receiver end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Mathematical Optimization (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Probability & Statistics with Applications (AREA)
  • General Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Algebra (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Data Mining & Analysis (AREA)
  • Quality & Reliability (AREA)
  • Computer Security & Cryptography (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Correction Of Errors (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
CN201580080126.7A 2015-05-20 2015-05-20 一种用于循环冗余校验的排列演算方法 Pending CN107667475A (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/SG2015/050119 WO2016186571A1 (en) 2015-05-20 2015-05-20 A method of arrangement of an algorithm in cyclic redundancy check

Publications (1)

Publication Number Publication Date
CN107667475A true CN107667475A (zh) 2018-02-06

Family

ID=57318907

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201580080126.7A Pending CN107667475A (zh) 2015-05-20 2015-05-20 一种用于循环冗余校验的排列演算方法

Country Status (8)

Country Link
US (1) US10623018B2 (ja)
JP (1) JP2018515985A (ja)
KR (1) KR102353983B1 (ja)
CN (1) CN107667475A (ja)
DE (1) DE112015006550T5 (ja)
IL (1) IL255381B (ja)
MY (1) MY185222A (ja)
WO (1) WO2016186571A1 (ja)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116861493B (zh) * 2023-08-31 2024-03-29 上海芯联芯智能科技有限公司 一种校验码生成方法、处理器及电子设备

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1411630A (zh) * 2000-02-17 2003-04-16 模拟装置公司 用于生成循环余数核对代码以及生成其他基于余数的编码的方法、设备和产品
CN1431594A (zh) * 2003-01-27 2003-07-23 西安电子科技大学 一种多通道多位并行计算crc码的方法
CN101783688A (zh) * 2010-03-05 2010-07-21 苏州和迈微电子技术有限公司 一种64位并行多模式crc码生成电路的设计方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0840462B1 (en) * 1996-10-29 2004-12-15 International Business Machines Corporation A method and apparatus for a two-step calculation of CRC-32
US7257257B2 (en) * 2003-08-19 2007-08-14 Intel Corporation Method and apparatus for differential, bandwidth-efficient and storage-efficient backups
US7181671B2 (en) * 2003-09-23 2007-02-20 Macronix International Co., Ltd. Parallelized CRC calculation method and system
US7219293B2 (en) 2003-12-17 2007-05-15 Macronix International Co., Ltd. High performance CRC calculation method and system with a matrix transformation strategy
US8341510B2 (en) * 2007-06-22 2012-12-25 Sony Corporation CRC generator polynomial select method, CRC coding method and CRC coding circuit
US8185811B2 (en) * 2007-08-17 2012-05-22 Kan Ling Capital, L.L.C. Robust joint erasure marking viterbi algorithm decoder
JP4831018B2 (ja) * 2007-08-28 2011-12-07 日本電気株式会社 並列巡回符号生成装置および並列巡回符号検査装置
US9311185B2 (en) * 2009-10-30 2016-04-12 Cleversafe, Inc. Dispersed storage unit solicitation method and apparatus
US8892598B2 (en) * 2010-06-22 2014-11-18 Cleversafe, Inc. Coordinated retrieval of data from a dispersed storage network

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1411630A (zh) * 2000-02-17 2003-04-16 模拟装置公司 用于生成循环余数核对代码以及生成其他基于余数的编码的方法、设备和产品
CN1431594A (zh) * 2003-01-27 2003-07-23 西安电子科技大学 一种多通道多位并行计算crc码的方法
CN101783688A (zh) * 2010-03-05 2010-07-21 苏州和迈微电子技术有限公司 一种64位并行多模式crc码生成电路的设计方法

Also Published As

Publication number Publication date
IL255381B (en) 2021-06-30
IL255381A0 (en) 2017-12-31
WO2016186571A1 (en) 2016-11-24
US20180131388A1 (en) 2018-05-10
DE112015006550T5 (de) 2018-02-15
JP2018515985A (ja) 2018-06-14
KR20180008484A (ko) 2018-01-24
MY185222A (en) 2021-04-30
US10623018B2 (en) 2020-04-14
KR102353983B1 (ko) 2022-01-20

Similar Documents

Publication Publication Date Title
US8468439B2 (en) Speed-optimized computation of cyclic redundancy check codes
CN101946230B (zh) 用于检测和校正所接收的符号串中的定相突发差错、删除、符号差错和位差错的方法和系统
WO2010115371A1 (zh) 一种循环冗余校验crc码的实现方法和装置
JP2006244259A (ja) 誤りバイト数を制限したバイト内複数スポッティバイト誤り訂正・検出方法及び装置
RU2010100829A (ru) Способы и устройство для вычисления crc для множества кодовых блоков в системе связи
CN104022784A (zh) 纠正突发错误的解码方法、解码设备和解码器
JPS59124011A (ja) 多数バイトエラ−訂正システム
JP2019110522A (ja) バイト誤り位置信号の決定および使用
CN107239362B (zh) 一种并行crc校验码的计算方法及系统
US9471416B2 (en) Partitioned error code computation
US7539918B2 (en) System and method for generating cyclic codes for error control in digital communications
Wang et al. Reliable and secure memories based on algebraic manipulation correction codes
CN105099467B (zh) Qc-ldpc码的编码方法及编码装置
JP2009094605A (ja) 符号誤り検出装置および誤り検出符号生成装置
JP2008011025A (ja) 巡回冗長検査のための剰余計算装置
US20030093752A1 (en) System and method for generating cyclic redundancy check
Morii et al. Error-trapping decoding for cyclic codes over symbol-pair read channels
CN107667475A (zh) 一种用于循环冗余校验的排列演算方法
US7299398B2 (en) Data generating method for forming desired CRC code
US20170288697A1 (en) Ldpc shuffle decoder with initialization circuit comprising ordered set memory
CN103151078A (zh) 一种存储器检错纠错码生成方法
CN103916138B (zh) 一种钱搜索电路及基于该钱搜索电路的ecc解码装置及方法
CN111130562A (zh) Crc并行计算方法及系统
JP2015019276A (ja) 記憶装置、ｃｒｃ生成装置およびｃｒｃ生成方法
JP2002261624A (ja) 巡回冗長検査演算方法及び巡回冗長検査演算回路

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20180206

RJ01 Rejection of invention patent application after publication