CN107644122A - A kind of ODB++ file modifications method, apparatus and readable storage medium storing program for executing - Google Patents
A kind of ODB++ file modifications method, apparatus and readable storage medium storing program for executing Download PDFInfo
- Publication number
- CN107644122A CN107644122A CN201710757945.1A CN201710757945A CN107644122A CN 107644122 A CN107644122 A CN 107644122A CN 201710757945 A CN201710757945 A CN 201710757945A CN 107644122 A CN107644122 A CN 107644122A
- Authority
- CN
- China
- Prior art keywords
- variable
- value
- row
- odb
- files
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Abstract
The invention discloses a kind of ODB++ file modifications method, apparatus and readable storage medium storing program for executing, the method comprising the steps of 1：The third-party BOM lists in PCB files or separately provided are obtained, the numerical value row of element-cont label row, the encapsulation row of element and element are wrapped in the list；Step 2：The numerical value of the encapsulation row of element in BOM lists and element is arranged into the model library name column of element, and this row is covered into original encapsulation and arranges to form renewal listing file；Step 3：Components files corresponding contents in ODB++ files are changed according to renewal listing file and preserved.The present invention solves the ODB++ files of different eda softwares design, and the component information occurred when being called by third party PI emulation platforms is not pair or the problem of turn over.So that amended ODB++ files, suitable for all PCB PI emulation platforms, easy to use, efficiency high.
Description
Technical field
The present invention relates to power completeness simulation technical field, more particularly to a kind of ODB++ file modification method, apparatus
And readable storage medium storing program for executing.
Background technology
ODB++ is a kind of expansible ASCII fromat, and it can preserve PCB manufactures in single database and assembling must
The all-work data needed.Single file can include figure, drill hole information, wiring, element, netlist, specification, drawing, engineering
Handle definition, report capability, ECO and DFM results etc..Operating personnel can improve and correct DFM to update their original CAD
Database, and try to identify all wiring problems before design reaches assembling stage.ODB++ is a kind of bi-directional format,
Allow data uplink and under pass.ODB++ class databases are similar to the database of most of CAD systems.Once data are in ascii
Wiring board workshop is reached, producer can implement value-added flow operations, such as corresponding etching to compensate, panel imaging and output drilling, cloth
Line and photograph etc..
Power Integrity (PI, Power Integrity) is exactly to provide a reliable and stable power supply point for board level system
Match system (PDS).Substantially to make system at work, power supply, Earth noise are controlled effectively, in a very wide frequency
The energy of abundance is provided in the range of band for chip, and fully suppresses voltage pulsation, radiation and crosstalk caused during chip operation.
The content of Power Integrity research：The content of power completeness simulation is a lot, but main several aspects are as follows：
1：Plate level power supply channel impedance simulation analysis, it is true by simulation analysis on the basis of plane capacitance is made full use of
Quantity, species, position of shunt capacitance etc. are determined, to ensure that plate level power supply channel impedance meets device steady operation requirement.
2：Plate level direct current pressure drop simulation analysis, it is ensured that plate level power supply passage meets that the pressure drop limitation of device requires.
3：Plate level harmonic analysis, plate level resonance is avoided to power quality and EMI detrimental effects etc..
Power completeness simulation design software is many on the market.But due to commercial object and secrecy.Different company
PCB design file mutually perfect conversion difficult to realize between eda software, is provided even if real situation is certain eda software
Be transformed into the PCB design file software translation interface that other EDA manufacturers can identify, but always exist during conversion so or
Such faulty place, such as the file that converted often occur that having lacked copper sheet, via or silk-screen needs readjusts
Or component information such as lacks at the problems.
In terms of solving the problems, such as different EDA manufacturers processed file and facilitating processing, there is ODB++ standard
(it is biased into a kind of form in manufacture), due to open form of this file as a standard, it can be used as present
The interface standard of one output of all eda softwares on the market.Copper sheet and via lack after different eda softwares importing ODB++
Problem just can solve, but due to it be one be partial to PCB processed files standard, the electrical properties (model name of such as electric capacity of element
Word, electric capacity encapsulation name) adjust come after because the otherness of different PCB design softwares and design lack of standardization might have all are asked
Topic, such as will change its electrical properties again to the ODB++ files called in this case, and former PCB is not just changed in former eda software
File is convenient or basic just feasible.
And need to call in corresponding PCB design file during PI emulation, called in the PI emulation platforms of some eda software business
During the file of the manufacturer of other eda softwares, in addition to being likely to occur the problems such as having lacked copper sheet, via, electric capacity, resistance or electricity
The value of sense or encapsulation can adjust to come over or form is not to (such as：The PCB design file that client provides is lack of standardization because inside defines
Deng after going to PI platforms, the model of acquiescence is probably same name --- such as the name of packaging appearance, and actual component library
Model is different), or the model name of element can not identify that this just needs the later stage, and processing procedure can basis using handling by hand
The actual emulation model of electric capacity or corresponding value are handled respectively, and this process can unusual time-consuming and error prone when electric capacity is more.
The content of the invention
In order to solve the above-mentioned technical problem, it is an object of the invention to provide a kind of ODB++ file modification methods.So that repair
ODB++ files after changing, suitable for all PCB PI emulation platforms, easy to use, efficiency high.
In order to solve the above-mentioned technical problem, it is an object of the invention to provide a kind of ODB++ file modification devices.So that repair
ODB++ files after changing, suitable for all PCB PI emulation platforms, easy to use, efficiency high.
In order to solve the above-mentioned technical problem, it is an object of the invention to provide a kind of readable storage medium storing program for executing, there is calculating thereon
Machine program, when the program is executed by processor, realize above-mentioned ODB++ file modification methods.
The technical solution adopted in the present invention is：A kind of ODB++ file modifications method, applied to power completeness simulation,
It comprises the following steps：
Step 1：The third-party BOM lists in PCB files or separately provided are obtained, element-cont label is wrapped in the list
The numerical value row of row, the encapsulation row of element and element；
Step 2：The numerical value of the encapsulation row of element in BOM lists and element is arranged into the model library name column of element, and
This row is covered into original encapsulation to arrange to form renewal listing file；
Step 3：Components files corresponding contents in ODB++ files are changed according to renewal listing file and preserved.
Further, the step 3 includes sub-step：
Step 31；The content of renewal listing file is read line by line, and the label of element is assigned to variable $ ref, the model of element
Library name is assigned to variable $ modid, and the numerical value of element is assigned to variable $ value；
Step 32；Block reads components files one by one, according to variable $ ref, variable $ modid and variable $
Value, change the corresponding contents in each block in components files.
Further, the step 32 includes sub-step：
Step 321：Block reads components files one by one, and element, judgment variable $ are searched according to variable $ ref
Whether value component values information is empty, and step 322 is performed if not for sky, and step 323 is then performed if empty；
Step 322：Variable $ modid value is assigned to corresponding component models library name variable, and increases component values
Information, and variable $ value value is assigned to component values information；
Step 323：Variable modid value is assigned to the model library name of corresponding element, as included in data block
The information row for having former component values then deletes this journey.
A kind of ODB++ file modifications device, applied to power completeness simulation, it includes：
Acquiring unit, for performing step 1：Obtain the third-party BOM lists in PCB files or separately provided, the row
The numerical value row of element-cont label row, the encapsulation row of element and element are wrapped in table；
Combining unit, for performing step 2：The numerical value of the encapsulation row and element of element in BOM lists is arranged into element
Model library name column, and this row is covered into original encapsulation and arranges to form renewal listing file；
Unit is changed, for performing step 3：According to the Components texts in renewal listing file modification ODB++ files
Part corresponding contents simultaneously preserve.
Further, the step 3 includes sub-step：
Step 31；The content of renewal listing file is read line by line, and the label of element is assigned to variable $ ref, the model of element
Library name is assigned to variable $ modid, and the numerical value of element is assigned to variable $ value；
Step 32；Block reads components files one by one, according to variable $ ref, variable $ modid and variable $
Value, change the corresponding contents in each block in components files.
Further, stating step 32 includes sub-step：
Step 321：Block reads components files one by one, and element, judgment variable $ are searched according to variable $ ref
Whether value component values information is empty, and step 322 is performed if not for sky, and step 323 is then performed if empty；
Step 322：Variable $ modid value is assigned to corresponding component models library name variable, and increases component values
Information, and variable $ value value is assigned to component values information；
Step 323：Variable modid value is assigned to the model library name of corresponding element, as included in data block
The information row for having former component values then deletes this journey.
A kind of readable storage medium storing program for executing, has computer program thereon, when the program is executed by processor, realizes above-mentioned
ODB++ file modification methods.
The beneficial effects of the invention are as follows：The ODB++ files of different eda software designs are solved by third party's PI emulation platforms
The component information occurred during calling is not pair or the problem of turn over.So that amended ODB++ files, suitable for all PCB
PI emulation platforms, easy to use, efficiency high.
Brief description of the drawings
The embodiment of the present invention is described further below in conjunction with the accompanying drawings：
Fig. 1 is a kind of flow chart of ODB++ file modifications method in the present invention.
Embodiment
It should be noted that in the case where not conflicting, the feature in embodiment and embodiment in the application can phase
Mutually combination.
As shown in figure 1, a kind of ODB++ file modifications method, applied to power completeness simulation, it comprises the following steps：
Step 1：The third-party BOM lists in PCB files or separately provided are obtained, element-cont label is wrapped in the list
The numerical value row of row, the encapsulation row of element and element；
Step 2：The numerical value of the encapsulation row of element in BOM lists and element is arranged into the model library name column of element, and
This row is covered into original encapsulation to arrange to form renewal listing file；
Step 3：Components files corresponding contents in ODB++ files are changed according to renewal listing file and preserved.
Further, the step 3 includes sub-step：
Step 31；The content of renewal listing file is read line by line, and the label of element is assigned to variable $ ref, the model of element
Library name is assigned to variable $ modid, and the numerical value of element is assigned to variable $ value；
Step 32；Block reads components files one by one, according to variable $ ref, variable $ modid and variable $
Value, change the corresponding contents in each block in components files.
Further, the step 32 includes sub-step：
Step 321：Block reads components files one by one, and element, judgment variable $ are searched according to variable $ ref
Whether value component values information is empty, and step 322 is performed if not for sky, and step 323 is then performed if empty；
Step 322：Variable $ modid value is assigned to corresponding component models library name variable, and increases component values
Information, and variable $ value value is assigned to component values information；
Step 323：Variable modid value is assigned to the model library name of corresponding element, as included in data block
The information row for having former component values then deletes this journey.
Specific embodiment
(the PI emulation for being applied to other eda software business is flat by taking the Sigrity PI emulation platforms of CADENCE manufacturers as an example
Platform), other software PCB design instrument outputting standard ODB++ file.According in PCB files or separately providing third-party
BOM information content is mainly three row:The label of element, the name for encapsulating relevant information, numerical value (this row can lack)), for the ease of
Different electric capacity is recognized in PI platforms below to be combined the encapsulation name in upper figure with value, rear same program can be with this three row
For process object.Finally it is organized into several, is named as reflist.txt files.
Using program table and odb++ files subdirectories (... layers comp_+_top ... layers
Comp_+_bot) under components files handled.Bom tables and components are finally handled by program respectively
How file, the corresponding content of modification components files simultaneously deposit.Concrete modification process is as follows：
(1) reflist files are opened；
(2) reflist file is read line by line；
(3) value for the row that processing is read is assigned to three variable $ ref, $ modid, $ value
Value such as $ ref and $ modid exists simultaneously
District by district block read .. layers comp_+_top components files under subdirectory,
" region content sample is as follows：
#CMP 2
CMP 1 9.16 5.835 180 N C68 EIA-C0402_0.22UF；0=1,1=0.0472
PRP PART_NAME'CAPACITOR NON-POL_1'
PRP VALUE'0.1uF'
TOP 0 9.16 5.835 180 N 8 14 C302-1
TOP 1 9.12 5.835 180 N 9 16 C302-2
#
#CMP 3
CMP 2 9.1339998 5.4099997 90 N C332 EIA-7343_680UF_2.5V4；0=1,1=
0.0000
......
* pay attention to：Each block is started with #CMP, until running into the beginning of next #CMP sentences next block at last
When the word of $ ref matchings is such as found in block in certain architecture sentence.
Value such as $ value is not sky
Then the content in region becomes following structure content, and writes back in component
#CMP 2
CMP 1 9.16 5.835 180 N C68 0402_50pF；0=1,1=0.0472
PRP VALUE'0.1uF'
TOP 0 9.16 5.835 180 N 8 14 C302-1
TOP 1 9.12 5.835 180 N 9 16 C302-2
Value such as $ value is sky
Then the content in region becomes following structure content, and writes back in component
#CMP 2
CMP 1 9.16 5.835 180 N C68 0402_50pF；0=1,1=0.0472
TOP 0 9.16 5.835 180 N 8 14 C302-1
TOP 1 9.12 5.835 180 N 9 16 C302-2
==================================
=========
District by district block read .. layers comp_+_bot components files under subdirectory,
" region sample content is as follows：
#CMP 2
CMP 1 9.16 5.835 180 N C68 EIA-C0402_0.22UF；0=1,1=0.0472
PRP PART_NAME'CAPACITOR NON-POL_1'
PRP VALUE'0.1uF'
TOP 0 9.16 5.835 180 N 8 14 C302-1
TOP 1 9.12 5.835 180 N 9 16 C302-2
#
#CMP 3
CMP 2 9.1339998 5.4099997 90 N C332 EIA-7343_680UF_2.5V4；0=1,1=
0.0000
......
* pay attention to：Each block is started with #CMP, until running into the beginning in next #CMP next regions at last
”
When the word of $ ref matchings is such as found in block in certain architecture sentence.
Value such as $ value is not sky
Then the content in region becomes following structure content, and writes back in component
#CMP 2
CMP 1 9.16 5.835 180 N C68 0402_50pF；0=1,1=0.0472
PRP VALUE'0.1uF'
TOP 0 9.16 5.835 180 N 8 14 C302-1
TOP 1 9.12 5.835 180 N 9 16 C302-2
Value such as $ value is sky
Then the content in region becomes following structure content, and writes back in component
#CMP 2
CMP 1 9.16 5.835 180 N C68 0402_50pF；0=1,1=0.0472
TOP 0 9.16 5.835 180 N 8 14 C302-1
TOP 1 9.12 5.835 180 N 9 16 C302-2
Jump to " file for reading reflist line by line " next line
As Reflist files are run through, terminate, otherwise started the cycle over again from the 3rd step above.
A kind of ODB++ file modifications device, applied to power completeness simulation, it includes：
Acquiring unit, for performing step 1：Obtain the third-party BOM lists in PCB files or separately provided, the row
The numerical value row of element-cont label row, the encapsulation row of element and element are wrapped in table；
Combining unit, for performing step 2：The numerical value of the encapsulation row and element of element in BOM lists is arranged into element
Model library name column, and this row is covered into original encapsulation and arranges to form renewal listing file；
Unit is changed, for performing step 3：According to the Components texts in renewal listing file modification ODB++ files
Part corresponding contents simultaneously preserve.
Further, the step 3 includes sub-step：
Step 31；The content of renewal listing file is read line by line, and the label of element is assigned to variable $ ref, the model of element
Library name is assigned to variable $ modid, and the numerical value of element is assigned to variable $ value；
Step 32；Block reads components files one by one, according to variable $ ref, variable $ modid and variable $
Value, change the corresponding contents in each block in components files.
Further, stating step 32 includes sub-step：
Step 321：Block reads components files one by one, and element, judgment variable $ are searched according to variable $ ref
Whether value component values information is empty, and step 322 is performed if not for sky, and step 323 is then performed if empty；
Step 322：Variable $ modid value is assigned to corresponding component models library name variable, and increases component values
Information, and variable $ value value is assigned to component values information；
Step 323：Variable modid value is assigned to the model library name of corresponding element, as included in data block
The information row for having former component values then deletes this journey.
A kind of readable storage medium storing program for executing, has computer program thereon, when the program is executed by processor, realizes above-mentioned
ODB++ file modification methods.
The beneficial effects of the invention are as follows：Solve the ODB++ files of different eda software designs, emulated by third party PI flat
The component information that occurs is not pair or the PCB that turns over situation about going wrong when platform calls.So that amended ODB++ files,
Suitable for all PCB PI emulation platforms, easy to use, efficiency high.
Above is the preferable implementation to the present invention is illustrated, but the invention is not limited to the implementation
Example, those skilled in the art can also make a variety of equivalent variations on the premise of without prejudice to spirit of the invention or replace
Change, these equivalent deformations or replacement are all contained in the application claim limited range.
Claims (7)
- A kind of 1. ODB++ file modifications method, applied to power completeness simulation, it is characterised in that it comprises the following steps：Step 1：Obtain in PCB files or the third-party BOM lists that separately provide, wrapped in the list element-cont label row, The encapsulation row of element and the numerical value row of element；Step 2：The encapsulation row of element in BOM lists arrange into the model library name column of element with the numerical value of element, and by this Row cover original encapsulation and arrange to form renewal listing file；Step 3：Components files corresponding contents in ODB++ files are changed according to renewal listing file and preserved.
- 2. ODB++ file modifications method according to claim 1, it is characterised in that the step 3 includes sub-step：Step 31；The content of renewal listing file is read line by line, and the label of element is assigned to variable ref, the model library name of element Title is assigned to variable $ modid, and the numerical value of element is assigned to variable $ value；Step 32；Block reads components files one by one, according to variable $ ref, variable $ modid and variable $ value, Change the corresponding contents in each block in components files.
- 3. ODB++ file modifications method according to claim 2, it is characterised in that the step 32 includes sub-step：Step 321：Block reads components files one by one, and element, judgment variable $ value members are searched according to variable $ ref Whether number of packages value information is empty, and step 322 is performed if not for sky, and step 323 is then performed if empty；Step 322：Variable $ modid value is assigned to corresponding component models library name variable, and increases component values letter Breath, and variable $ value value is assigned to component values information；Step 323：Variable modid value is assigned to the model library name of corresponding element, as included original in data block The information row of component values then deletes this journey.
- A kind of 4. ODB++ file modifications device, applied to power completeness simulation, it is characterised in that it includes：Acquiring unit, for performing step 1：The third-party BOM lists in PCB files or separately provided are obtained, in the list Wrap the numerical value row of element-cont label row, the encapsulation row of element and element；Combining unit, for performing step 2：The numerical value of the encapsulation row of element in BOM lists and element is arranged into the mould of element Type library name is arranged, and this row is covered into original encapsulation and arranges to form renewal listing file；Unit is changed, for performing step 3：According to the Components file phases in renewal listing file modification ODB++ files Answer content and preserve.
- 5. ODB++ file modifications device according to claim 4, it is characterised in that：The step 3 includes sub-step：Step 31；The content of renewal listing file is read line by line, and the label of element is assigned to variable ref, the model library name of element Title is assigned to variable $ modid, and the numerical value of element is assigned to variable $ value；Step 32；Block reads components files one by one, according to variable $ ref, variable $ modid and variable $ value, Change the corresponding contents in each block in components files.
- 6. ODB++ file modifications device according to claim 5, it is characterised in that：Stating step 32 includes sub-step：Step 321：Block reads components files one by one, and element, judgment variable $ value members are searched according to variable $ ref Whether number of packages value information is empty, and step 322 is performed if not for sky, and step 323 is then performed if empty；Step 322：Variable $ modid value is assigned to corresponding component models library name variable, and increases component values letter Breath, and variable $ value value is assigned to component values information；Step 323：Variable modid value is assigned to the model library name of corresponding element, as included original in data block The information row of component values then deletes this journey.
- 7. a kind of readable storage medium storing program for executing, has computer program thereon, it is characterised in that：It is real when the program is executed by processor The now ODB++ file modification methods as described in any one of right 1 to 3.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710757945.1A CN107644122A (en) | 2017-08-29 | 2017-08-29 | A kind of ODB++ file modifications method, apparatus and readable storage medium storing program for executing |
| PCT/CN2017/120105 WO2019041705A1 (en) | 2017-08-29 | 2017-12-29 | Odb++ file modification method and device and readable storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710757945.1A CN107644122A (en) | 2017-08-29 | 2017-08-29 | A kind of ODB++ file modifications method, apparatus and readable storage medium storing program for executing |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN107644122A true CN107644122A (en) | 2018-01-30 |
Family
ID=61111226
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710757945.1A Pending CN107644122A (en) | 2017-08-29 | 2017-08-29 | A kind of ODB++ file modifications method, apparatus and readable storage medium storing program for executing |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN107644122A (en) |
| WO (1) | WO2019041705A1 (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111737931A (en) * | 2020-06-19 | 2020-10-02 | 无锡市同步电子科技有限公司 | Editing and modifying method for PCB component packaging description file |
| CN111739162A (en) * | 2020-08-10 | 2020-10-02 | 成都智明达电子股份有限公司 | Automatic PCBA accurate three-dimensional model generation method based on ECAD interface |
| CN117473941A (en) * | 2023-12-28 | 2024-01-30 | 广东美创希科技有限公司 | Drawing processing method and device, electronic equipment and storage medium |
Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100238264B1 (en) * | 1996-01-22 | 2000-01-15 | 윤종용 | Image database management system |
| CN1858751A (en) * | 2005-11-08 | 2006-11-08 | 华为技术有限公司 | Method for printed circuit board power completeness simulation |
| US20070234241A1 (en) * | 2006-03-30 | 2007-10-04 | Inventec Corporation | Data processing system and method |
| CN101706803A (en) * | 2009-11-27 | 2010-05-12 | 天津工业大学 | Method for migrating production data of weaving workshop |
| CN102214261A (en) * | 2011-07-11 | 2011-10-12 | 西安电子科技大学 | Method for automatic check of process data of printed circuit board |
| CN102298739A (en) * | 2011-08-19 | 2011-12-28 | 迈普通信技术股份有限公司 | Method for changing bill of materials (BOM) and apparatus thereof |
| CN102819552A (en) * | 2012-06-26 | 2012-12-12 | 深圳市百能信息技术有限公司 | Method and system for automatically examining and verifying Printed Circuit Board (PCB) project files |
| CN103793565A (en) * | 2014-01-26 | 2014-05-14 | 深圳市兴森快捷电路科技股份有限公司 | Method for rapidly generating netlist |
| CN103823882A (en) * | 2014-03-03 | 2014-05-28 | 深圳市百能信息技术有限公司 | Method and system for automatically auditing PCB project files |
| CN104346502A (en) * | 2014-12-05 | 2015-02-11 | 中国电子科技集团公司第五十四研究所 | Method for transforming open database ++ (ODB++) file into editable printed circuit board (PCB) layout |
| CN105761045A (en) * | 2016-02-29 | 2016-07-13 | 万高(杭州)科技有限公司 | Printed circuit board BOM sorting method and system |
| CN107025362A (en) * | 2017-04-28 | 2017-08-08 | 无锡市同步电子科技有限公司 | A kind of method for verifying schematic diagram and PCB creation data uniformity |
-
2017
- 2017-08-29 CN CN201710757945.1A patent/CN107644122A/en active Pending
- 2017-12-29 WO PCT/CN2017/120105 patent/WO2019041705A1/en active Application Filing
Patent Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100238264B1 (en) * | 1996-01-22 | 2000-01-15 | 윤종용 | Image database management system |
| CN1858751A (en) * | 2005-11-08 | 2006-11-08 | 华为技术有限公司 | Method for printed circuit board power completeness simulation |
| US20070234241A1 (en) * | 2006-03-30 | 2007-10-04 | Inventec Corporation | Data processing system and method |
| CN101706803A (en) * | 2009-11-27 | 2010-05-12 | 天津工业大学 | Method for migrating production data of weaving workshop |
| CN102214261A (en) * | 2011-07-11 | 2011-10-12 | 西安电子科技大学 | Method for automatic check of process data of printed circuit board |
| CN102298739A (en) * | 2011-08-19 | 2011-12-28 | 迈普通信技术股份有限公司 | Method for changing bill of materials (BOM) and apparatus thereof |
| CN102819552A (en) * | 2012-06-26 | 2012-12-12 | 深圳市百能信息技术有限公司 | Method and system for automatically examining and verifying Printed Circuit Board (PCB) project files |
| CN103793565A (en) * | 2014-01-26 | 2014-05-14 | 深圳市兴森快捷电路科技股份有限公司 | Method for rapidly generating netlist |
| CN103823882A (en) * | 2014-03-03 | 2014-05-28 | 深圳市百能信息技术有限公司 | Method and system for automatically auditing PCB project files |
| CN104346502A (en) * | 2014-12-05 | 2015-02-11 | 中国电子科技集团公司第五十四研究所 | Method for transforming open database ++ (ODB++) file into editable printed circuit board (PCB) layout |
| CN105761045A (en) * | 2016-02-29 | 2016-07-13 | 万高(杭州)科技有限公司 | Printed circuit board BOM sorting method and system |
| CN107025362A (en) * | 2017-04-28 | 2017-08-08 | 无锡市同步电子科技有限公司 | A kind of method for verifying schematic diagram and PCB creation data uniformity |
Non-Patent Citations (4)
| Title |
|---|
| 徐向民 主编: "《Altium Designer快速入门》", 30 April 2011, 北京航空航天大学出版社 * |
| 李玉山，等: "PCB设计/制造数据交换技术及标准化", 《计算机集成制造系统》 * |
| 源建华 等著: "《微机汉字 FoxBASE+简明教程》", 30 November 1993, 高等教育出版社 * |
| 赵强，等: "ODB++文件转换为可编辑PCB板图研究", 《电子科技》 * |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111737931A (en) * | 2020-06-19 | 2020-10-02 | 无锡市同步电子科技有限公司 | Editing and modifying method for PCB component packaging description file |
| CN111739162A (en) * | 2020-08-10 | 2020-10-02 | 成都智明达电子股份有限公司 | Automatic PCBA accurate three-dimensional model generation method based on ECAD interface |
| CN117473941A (en) * | 2023-12-28 | 2024-01-30 | 广东美创希科技有限公司 | Drawing processing method and device, electronic equipment and storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2019041705A1 (en) | 2019-03-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106228338B (en) | A kind of distribution engineering intelligentized design integrated service system and application method | |
| CN103729493B (en) | The layout method of printed circuit board (PCB) | |
| CN102012954B (en) | Subsystem integration method and subsystem integration system for integration design of system-on-chip | |
| CN107644122A (en) | A kind of ODB++ file modifications method, apparatus and readable storage medium storing program for executing | |
| CN104346502B (en) | A kind of method based on ODB++ file translations for editable PCB domains | |
| CN105335570A (en) | Method for netlist comparison based on connection relationship of pins of components | |
| US20050114865A1 (en) | Integrating multiple electronic design applications | |
| CN101364174B (en) | Test file generation system and method for printed circuit board | |
| CN110427188A (en) | It is single to survey configuration method, device, equipment and the storage medium for asserting program | |
| CN115392176B (en) | SoC chip top module integrated design method and system | |
| CN103853863A (en) | Implementation method for PDK (process design kit) automatic test interface | |
| CN112989732A (en) | Packaging design manufacturability analysis method, system, medium, equipment and application | |
| CN111400169A (en) | Method and system for automatically generating netlist file for testing software and hardware | |
| CN114117985A (en) | Intelligent verification method, system, medium and terminal equipment of integrated operational amplifier | |
| CN109858155B (en) | Simulation method and related device | |
| CN113705143A (en) | Automatic simulation system and automatic simulation method | |
| CN109815635B (en) | Boiler MFT automatic design system and method | |
| CN107368423A (en) | Interface automatic configuration system and the automatized script processing method carried out wherein | |
| CN103699706A (en) | Power supply PCB (printed circuit board) wiring modularization system and method | |
| CN106980518A (en) | The method that technological design files in batch is checked | |
| CN116776811A (en) | Automatic generation method, system and equipment for PCB (printed Circuit Board) diagram of complex electrical design | |
| CN113468836B (en) | Data processing method, data processing device, storage medium and electronic equipment | |
| CN100386756C (en) | Schematic diagram component symbol examining apparatus and obtaining method | |
| CN109117431A (en) | System and method for the source data applied from source to be incorporated into the target data of target application | |
| CN112668259A (en) | System verification method of post-simulation netlist |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180130 |