CN107633830A - A kind of GOA circuit sequences control method and Gate IC, display device - Google Patents
A kind of GOA circuit sequences control method and Gate IC, display device Download PDFInfo
- Publication number
- CN107633830A CN107633830A CN201710896636.2A CN201710896636A CN107633830A CN 107633830 A CN107633830 A CN 107633830A CN 201710896636 A CN201710896636 A CN 201710896636A CN 107633830 A CN107633830 A CN 107633830A
- Authority
- CN
- China
- Prior art keywords
- goa
- construction units
- abnormal
- data line
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
The present invention provides a kind of GOA circuit sequences control method, and it is realized on GOA circuits formed being cascaded by multiple GOA construction units, including each cascade GOA construction unit corresponds to the data line signal of write-in respectively in detection GOA circuits；When the data line signal of the corresponding write-in of currently detected certain one-level GOA construction units occurs abnormal, then it is arranged to abnormal GOA construction units, and the clock signal on the next stage GOA construction units of abnormal GOA construction units is maintained down for low-potential signal and always, until the corresponding write-in of abnormal GOA construction units data line signal be repaired for it is normal when untill.Implement the present invention, cause follow-up GOA construction units can not export the problem of even whole GOA circuit becauses of normal data line signal are malfunctioned and can not worked when the data line signal of write-in corresponding to certain one-level GOA construction units in the prior art can be overcome to occur abnormal.
Description
Technical field
The present invention relates to technical field of liquid crystal display, more particularly to a kind of GOA（Gate Driver On Array, array
Substrate row drives）Circuit sequence control method and Gate IC（Grid integrated circuits）, liquid crystal panel, display device.
Background technology
Liquid crystal display has the advantages that Low emissivity, small volume and low power consuming, gradually substitutes tradition in certain applications
Cathode-ray tube display, thus be widely used in notebook computer, personal digital assistant PDA, flat-surface television or shifting
On the products such as mobile phone.The mode of conventional liquid crystal is to show using external drive chip come the chip in driving panel
Image, but in order to reduce component number and reduce manufacturing cost, be developing progressively directly make driving circuit structure in recent years
In on display panel, for example with GOA technologies, i.e., gate driving circuit is integrated on the glass substrate, formed to liquid crystal panel
Turntable driving.
GOA technologies compare traditional COF（Chip On Flex/Film, chip on film）Technology, not only can significantly it save
Manufacturing cost, and Gate sides COF Bonging processing procedures are eliminated, it is also extremely advantageous to production capacity lifting.Therefore, GOA is
The focus technology of following liquid crystal panel development.
As shown in figure 1, existing GOA circuits, generally include multiple GOA construction units of cascade, are tied per one-level GOA
The corresponding driving Primary plateaus scan line of structure unit.1. the primary structure of GOA construction units includes pull-up control circuit, pull-up
Circuit 2., under conduct electricity road 3., pull-down circuit 4. with drop-down holding circuit 5., and responsible current potential lifting bootstrap capacitor 6..Its
In, 1. it is Q that pull-up control circuit is responsible for controlling the opening time of pull-up circuit 2.（N）Point realizes precharge, general connection upper one
The biography signal down that level GOA construction units pass over；2. it is grid that pull-up circuit is mainly responsible for clock signal CK/XCK outputs
Signal；Under conduct electricity road 3. predominantly control next stage GOA construction units in signal opening and closing；4. pull-down circuit is responsible for
Q is dragged down in the very first time（N）、G（N）Point current potential is to VSS, so as to close G（N）Point signal；Holding circuit is pulled down 5. then to be responsible for Q
（N）、G（N）It is constant that point current potential maintains VSS, i.e. negative potential, generally there is two drop-down maintenance module alternating actions；Bootstrap capacitor
6. then it is responsible for Q（N）The secondary lifting of point, be so advantageous to the G of pull-up circuit（N）Output.
The purpose of GOA circuits is exactly to export the sweep waveform of integrated circuit output by way of circuit operation, makes picture
Element switch opening can be to indium tin oxide（ITO）Electrode input data line signal, and after pending data line signal has inputted, by data
Line signal content maintains the unlatching until next frame.But inventor has found, if write corresponding to current GOA construction units
When the data line signal entered occurs abnormal, then frequently can lead to follow-up GOA construction units can not export normal data wire letter
Number, even cause whole GOA circuits to occur malfunctioning and can not working.
The content of the invention
Technical problem to be solved of the embodiment of the present invention is, there is provided a kind of GOA circuit sequences control method and Gate
IC, liquid crystal panel, display device, the data wire letter of the corresponding write-in of certain one-level GOA construction units in the prior art can be overcome
Cause follow-up GOA construction units can not export the even whole GOA circuit because malfunctions of normal data line signal when number occurring abnormal
The problem of making and can not working.
In order to solve the above-mentioned technical problem, the embodiments of the invention provide a kind of GOA circuit sequences control method, its by
Multiple GOA construction units cascade to be realized on the GOA circuits to be formed, including step：
Detect the data line signal that each cascade GOA construction unit in the GOA circuits corresponds to write-in respectively；
When the data line signal of the corresponding write-in of currently detected certain one-level GOA construction units occurs abnormal, then will currently it examine
Survey data line signal and abnormal corresponding GOA construction units occur and be arranged to abnormal GOA construction units, and by the abnormal GOA
Clock signal on the next stage GOA construction units of construction unit maintains down for low-potential signal and always, until described different
The data line signal of the normal corresponding write-in of GOA construction units be repaired for it is normal when untill.
Wherein, each cascade GOA construction unit corresponds to the data wire letter of write-in respectively in the detection GOA circuits
Number it is to be realized by from top to bottom progressively scanning the output waveform of data line signal corresponding to each cascade GOA construction unit
's.
Wherein, methods described further comprises：
Opened after the signal of the abnormal GOA construction units output is again switched off, detect the abnormal GOA structures
The data line signal of the corresponding write-in of unit is repaired, then by the next stage GOA construction units of the abnormal GOA construction units
Recovering clock signals be normal.
Wherein, methods described further comprises：
After the signal of the abnormal GOA construction units output is repeatedly circulated closing and opened, the exception is detected
The data line signal of the corresponding write-in of GOA construction units is repaired, then is tied the next stage GOA of the abnormal GOA construction units
Recovering clock signals on structure unit are normal.
The embodiment of the present invention additionally provides a kind of Gate IC, and it is used to cascade the GOA formed by multiple GOA construction units
On circuit, including：
Detection module, correspond to the data wire letter of write-in respectively for detecting each cascade GOA construction unit in the GOA circuits
Number；
Voltage pull-down repair module, for the data line signal for treating to write corresponding to currently detected certain one-level GOA construction units
When occurring abnormal, is then there are into abnormal corresponding GOA construction units in current detection data line signal and be arranged to abnormal GOA structures
Unit, and by the clock signal on the next stage GOA construction units of the abnormal GOA construction units down for low-potential signal simultaneously
Maintain always, until the corresponding write-in of the abnormal GOA construction units data line signal be repaired for it is normal when untill.
Wherein, the Gate IC also include：
Single suspends voltage recovery module, for after the signal of the abnormal GOA construction units output is again switched off
Open, detect that the data line signal of the corresponding write-in of the abnormal GOA construction units is repaired, then tie the abnormal GOA
Recovering clock signals on the next stage GOA construction units of structure unit are normal.
Wherein, the Gate IC also include：
Repeatedly pause voltage recovery module, for treating the signal of the abnormal GOA construction units output repeatedly circulating pass
After closing and opening, detect that the data line signal of the corresponding write-in of the abnormal GOA construction units is repaired, then by the exception
Recovering clock signals on the next stage GOA construction units of GOA construction units are normal.
The embodiment of the present invention provides a kind of liquid crystal panel again, including foregoing Gate IC and by multiple GOA construction units
Cascade the GOA circuits formed.
The embodiment of the present invention provides a kind of display device, including foregoing liquid crystal panel again.
Implement the embodiment of the present invention, have the advantages that：
In embodiments of the present invention, when test detects that the data line signal write corresponding to certain one-level GOA construction units is present
When abnormal, you can the signal for suspending the next stage GOA construction units of abnormal GOA construction units is opened until abnormal GOA is tied
Untill data line signal corresponding to structure unit recovers normal, so as to overcome abnormal GOA construction units to cause follow-up GOA
The problem of construction unit can not export the even whole GOA circuit becauses malfunction of normal data line signal and can not work, avoids
Because the write-in of error signal causes picture abnormal, picture taste and the reliability of liquid crystal panel are improved.
Brief description of the drawings
In order to illustrate more clearly about the embodiment of the present invention or technical scheme of the prior art, below will be to embodiment or existing
There is the required accompanying drawing used in technology description to be briefly described, it should be apparent that, drawings in the following description are only this
Some embodiments of invention, for those of ordinary skill in the art, without having to pay creative labor, according to
These accompanying drawings obtain other accompanying drawings and still fall within scope of the invention.
Fig. 1 is the circuit diagram of single-stage GOA construction units in the prior art；
Fig. 2 is the flow chart for the GOA circuit sequence control methods that the embodiment of the present invention one provides；
Three cascade GOA construction units are with data wire in the GOA circuit sequence control methods that Fig. 3 provides for the embodiment of the present invention one
Signal repairs the oscillogram of front and rear change；
Fig. 4 is that three cascade GOA construction units are believed with clock in the GOA circuit sequence control methods that the embodiment of the present invention one provides
Number change an oscillogram；
Fig. 5 is that three cascade GOA construction units are believed with clock in the GOA circuit sequence control methods that the embodiment of the present invention one provides
Number change another oscillogram；
Fig. 6 is the system structure diagram for the Gate IC that the embodiment of the present invention two provides.
Embodiment
To make the object, technical solutions and advantages of the present invention clearer, the present invention is made into one below in conjunction with accompanying drawing
It is described in detail on step ground.
As shown in Fig. 2 in the embodiment of the present invention one, there is provided a kind of GOA circuit sequences control method, it is by multiple
GOA construction units cascade to be realized on the GOA circuits to be formed, including step：
Step S1, the data line signal that each cascade GOA construction unit in the GOA circuits corresponds to write-in respectively is detected；
Step S2, when the data line signal of the corresponding write-in of currently detected certain one-level GOA construction units occurs abnormal, then will
There are abnormal corresponding GOA construction units and is arranged to abnormal GOA construction units in current detection data line signal, and will be described different
Clock signal on the next stage GOA construction units of normal GOA construction units maintains down for low-potential signal and always, until institute
State the corresponding write-in of abnormal GOA construction units data line signal be repaired for it is normal when untill.
Detailed process is that multiple cascade GOA construction units on GOA circuits are complete, continuous, i.e., per one-level GOA
The order that construction unit passes according to level is opened and closed successively, and then the write-in for completing whole liquid crystal panel data line signal is moved
Make.In step sl, the detection of the data line signal of write-in is corresponded to respectively to each cascade GOA construction unit in GOA circuits
It is to be realized by from top to bottom progressively scanning the output waveform of data line signal corresponding to each cascade GOA construction unit
's.In step s 2, abnormal GOA construction units are detected, and by the next stage GOA construction units of abnormal GOA construction units
Clock signal maintain down for low-potential signal and always, until the data wire letter of the corresponding write-in of abnormal GOA construction units
Number be repaired for it is normal when untill.Now, the signal of the next stage GOA construction units of abnormal GOA construction units is first controlled
Pause output, then carries out reparation write-in to the data line signal write corresponding to abnormal GOA construction units（Whole repair time
Can be abnormal GOA construction units signal through once close open just or abnormal GOA construction units grid
Pole signal through repeatedly close open after）, finally just continue to control the signal of follow-up GOA construction units to open and continue
It is normally written data line signal.Such as, open, detect after the signal for exporting abnormal GOA construction units is again switched off
The data line signal of the corresponding write-in of abnormal GOA construction units is repaired, then is tied the next stage GOA of abnormal GOA construction units
Recovering clock signals on structure unit are normal；Or treat the signal of abnormal GOA construction units output repeatedly circulating closing
And after opening, detect that the data line signal of the corresponding write-in of abnormal GOA construction units is repaired, then by abnormal GOA structures list
Recovering clock signals on the next stage GOA construction units of member are normal.It should be noted that under abnormal GOA construction units
It is normally that those are pulled low to the high potential signal weight for low-potential signal that recovering clock signals on one-level GOA construction units, which are,
It is new to revert to as former state.
In one embodiment, as shown in figure 3, it can be seen that the saw of mutation from data line signal Data output waveform figures
Tooth ripple, illustrate now signal G（N-1）There is exception in the data line signal of corresponding write-in, then must adjust signal G
（N-1）So that signal G（N-1）The data line signal of corresponding write-in is repaired, and sequentially level could be transmitted to next stage G
（N）With lower next stage G（N+1）GOA construction units in.
As shown in Figure 4 and Figure 5, the application scenarios of the GOA circuit sequence control methods in the embodiment of the present invention one are done into
One step explanation：
In signal G（N-1）The data line signal of corresponding write-in occurs abnormal, it is determined that signal G（N-1）It is corresponding
GOA construction units are abnormal GOA construction units, and signal G（N-1）The clock signal used is XCK, while determines grid
Pole signal G（N）Corresponding GOA construction units are the next stage of abnormal GOA construction units, and signal G（N）Use when
Clock signal is CK.
By taking the circuit diagram of single-stage GOA construction units in Fig. 1 as an example, and using the circuit diagram as signal G（N）It is corresponding
GOA construction unit circuit diagrams.
As signal G（N-1）After normally-open for the first time, by Q（N）It is precharged to high potential, signal G（N）This
Clock signal CK high potential signal should be received, and closes Q（N-1）And signal G（N-1）.
However, due to signal G（N-1）There is exception in the data line signal of corresponding write-in, therefore need to repair grid
Pole signal G（N-1）Data line signal before, signal G need to be suspended（N）Unlatching.Now, by signal G（N）When
Clock signal CK carries out frame processing（I.e. high potential signal drags down and is maintained low-potential signal always）, cause signal G（N）
Signal is in low potential all the time, then now Q（N-1）And signal G（N-1）Current potential is not pulled low and closed.Believe in grid
Number G（N-1）In corresponding GOA construction units, signal G（N-1）Continue to clock signal XCK low-potential signal and
High potential signal, cause signal G（N-1）Opened for the second time, for repairing signal G（N-1）Corresponding write-in
Data line signal is normal.In Fig. 4, signal G is mainly reflected（N-1）After repeated repeatedly closing and unlatching, it is corresponding
The data line signal of write-in is just repaired；In Figure 5, signal G is mainly reflected（N-1）After once closing and opening,
The data line signal of its corresponding write-in is with regard to that can be repaired.
Treat signal G（N-1）After the data line signal of corresponding write-in obtains reparation, due to Q（N）It has been precharged
To high potential, signal G（N）Clock signal CK also recover normal, therefore signal G（N）It is to be received to arrive clock signal
CK falls the high potential after frame, can close Q（N-1）And signal G（N-1）, so far follow-up GOA construction units level pass normally to enter
OK.
As shown in fig. 6, corresponding to the GOA circuit sequence control methods of the embodiment of the present invention one, the embodiment of the present invention two carries
A kind of Gate IC are supplied, the Gate IC are used to cascade the GOA circuits formed by multiple GOA construction units, can realize this
The application of function of GOA circuit sequences control method, is specifically included in inventive embodiments one：
Detection module 10, correspond to the data wire of write-in respectively for detecting each cascade GOA construction unit in the GOA circuits
Signal；
Voltage pull-down repair module 20, for the data wire letter for treating to write corresponding to currently detected certain one-level GOA construction units
When number occurring abnormal, then current detection data line signal into abnormal corresponding GOA construction units occurs and is arranged to abnormal GOA tying
Structure unit, and by the clock signal on the next stage GOA construction units of the abnormal GOA construction units down for low-potential signal
And maintain always, until the corresponding write-in of the abnormal GOA construction units data line signal be repaired for it is normal when untill.
Wherein, the Gate IC also include：
Single suspends voltage recovery module, for after the signal of the abnormal GOA construction units output is again switched off
Open, detect that the data line signal of the corresponding write-in of the abnormal GOA construction units is repaired, then tie the abnormal GOA
Recovering clock signals on the next stage GOA construction units of structure unit are normal.
Wherein, the Gate IC also include：
Repeatedly pause voltage recovery module, for treating the signal of the abnormal GOA construction units output repeatedly circulating pass
After closing and opening, detect that the data line signal of the corresponding write-in of the abnormal GOA construction units is repaired, then by the exception
Recovering clock signals on the next stage GOA construction units of GOA construction units are normal.
Corresponding to the Gate IC of the embodiment of the present invention two, the embodiment of the present invention three provides a kind of liquid crystal panel, including this
Gate IC in inventive embodiments two and cascade the GOA circuits formed by multiple GOA construction units.Wherein, the embodiment of the present invention
The included Gate IC and Gate IC in the embodiment of the present invention two have identical structure and annexation, Yi Jishi in three
Existing identical function, specifically refers to the related content in the embodiment of the present invention two, this is no longer going to repeat them.
Corresponding to the liquid crystal panel of the embodiment of the present invention three, the embodiment of the present invention four provides a kind of display device again, bag
The liquid crystal panel in the embodiment of the present invention three is included, there is identical structure with liquid crystal panel in the embodiment of the present invention three and be connected pass
System, specifically refers to the related content in the embodiment of the present invention three, this is no longer going to repeat them.
Implement the embodiment of the present invention, have the advantages that：
In embodiments of the present invention, when test detects that the data line signal write corresponding to certain one-level GOA construction units is present
When abnormal, you can the signal for suspending the next stage GOA construction units of abnormal GOA construction units is opened until abnormal GOA is tied
Untill data line signal corresponding to structure unit recovers normal, so as to overcome abnormal GOA construction units to cause follow-up GOA
The problem of construction unit can not export the even whole GOA circuit becauses malfunction of normal data line signal and can not work, avoids
Because the write-in of error signal causes picture abnormal, picture taste and the reliability of liquid crystal panel are improved.
It is worth noting that, in above-described embodiment, included modules are simply divided according to function logic,
But above-mentioned division is not limited to, as long as corresponding function can be realized；In addition, the specific name of each functional module
Only to facilitate mutually distinguish, the protection domain being not intended to limit the invention.
Can be with one of ordinary skill in the art will appreciate that realizing that all or part of step in above-described embodiment method is
The hardware of correlation is instructed to complete by program, described program can be stored in a computer read/write memory medium,
Described storage medium, such as ROM/RAM, disk, CD.
The above disclosed power for being only a kind of preferred embodiment of the present invention, the present invention can not being limited with this certainly
Sharp scope, therefore the equivalent variations made according to the claims in the present invention, still belong to the scope that the present invention is covered.
Claims (9)
- A kind of 1. GOA circuit sequences control method, it is characterised in that its cascaded by multiple GOA construction units formed GOA electricity Realized on road, including step：Detect the data line signal that each cascade GOA construction unit in the GOA circuits corresponds to write-in respectively；When the data line signal of the corresponding write-in of currently detected certain one-level GOA construction units occurs abnormal, then will currently it examine Survey data line signal and abnormal corresponding GOA construction units occur and be arranged to abnormal GOA construction units, and by the abnormal GOA Clock signal on the next stage GOA construction units of construction unit maintains down for low-potential signal and always, until described different The data line signal of the normal corresponding write-in of GOA construction units be repaired for it is normal when untill.
- 2. GOA circuit sequences control method as claimed in claim 1, it is characterised in that every in the detection GOA circuits The data line signal that one cascade GOA construction unit corresponds to write-in respectively is by from top to bottom progressively scanning each cascade The output waveform of data line signal corresponding to GOA construction units is realized.
- 3. GOA circuit sequences control method as claimed in claim 1, it is characterised in that methods described further comprises：Opened after the signal of the abnormal GOA construction units output is again switched off, detect the abnormal GOA structures The data line signal of the corresponding write-in of unit is repaired, then by the next stage GOA construction units of the abnormal GOA construction units Recovering clock signals be normal.
- 4. GOA circuit sequences control method as claimed in claim 1, it is characterised in that methods described further comprises：After the signal of the abnormal GOA construction units output is repeatedly circulated closing and opened, the exception is detected The data line signal of the corresponding write-in of GOA construction units is repaired, then is tied the next stage GOA of the abnormal GOA construction units Recovering clock signals on structure unit are normal.
- A kind of 5. Gate IC, it is characterised in that it is used to cascade the GOA circuits formed by multiple GOA construction units, including：Detection module, correspond to the data wire letter of write-in respectively for detecting each cascade GOA construction unit in the GOA circuits Number；Voltage pull-down repair module, for the data line signal for treating to write corresponding to currently detected certain one-level GOA construction units When occurring abnormal, is then there are into abnormal corresponding GOA construction units in current detection data line signal and be arranged to abnormal GOA structures Unit, and by the clock signal on the next stage GOA construction units of the abnormal GOA construction units down for low-potential signal simultaneously Maintain always, until the corresponding write-in of the abnormal GOA construction units data line signal be repaired for it is normal when untill.
- 6. Gate IC as claimed in claim 5, it is characterised in that the Gate IC also include：Single suspends voltage recovery module, for after the signal of the abnormal GOA construction units output is again switched off Open, detect that the data line signal of the corresponding write-in of the abnormal GOA construction units is repaired, then tie the abnormal GOA Recovering clock signals on the next stage GOA construction units of structure unit are normal.
- 7. Gate IC as claimed in claim 5, it is characterised in that the Gate IC also include：Repeatedly pause voltage recovery module, for treating the signal of the abnormal GOA construction units output repeatedly circulating pass After closing and opening, detect that the data line signal of the corresponding write-in of the abnormal GOA construction units is repaired, then by the exception Recovering clock signals on the next stage GOA construction units of GOA construction units are normal.
- 8. a kind of liquid crystal panel, it is characterised in that including the Gate IC as any one of claim 5-7 and by multiple GOA construction units cascade the GOA circuits to be formed.
- 9. a kind of display device, it is characterised in that including liquid crystal panel as claimed in claim 8.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710896636.2A CN107633830B (en) | 2017-09-28 | 2017-09-28 | GOA circuit time sequence control method, Gate IC and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710896636.2A CN107633830B (en) | 2017-09-28 | 2017-09-28 | GOA circuit time sequence control method, Gate IC and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107633830A true CN107633830A (en) | 2018-01-26 |
| CN107633830B CN107633830B (en) | 2020-04-28 |
Family
ID=61102691
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710896636.2A Active CN107633830B (en) | 2017-09-28 | 2017-09-28 | GOA circuit time sequence control method, Gate IC and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107633830B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108427069A (en) * | 2018-02-01 | 2018-08-21 | 福建华佳彩有限公司 | A kind of test circuit of panel detection |
| CN109801602A (en) * | 2019-03-08 | 2019-05-24 | 昆山龙腾光电有限公司 | Gate driving circuit and display device |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105096876A (en) * | 2015-08-19 | 2015-11-25 | 深圳市华星光电技术有限公司 | GOA driving system and liquid crystal panel |
| CN105551413A (en) * | 2016-03-09 | 2016-05-04 | 京东方科技集团股份有限公司 | Display module and detection method for display defect of display module |
| CN105679230A (en) * | 2016-04-25 | 2016-06-15 | 京东方科技集团股份有限公司 | Display driving circuit, driving method of display driving circuit, and display device |
| JP2017097349A (en) * | 2007-03-15 | 2017-06-01 | スケーラブル ディスプレイ テクノロジーズ インコーポレイテッド | Method for displaying images |
| CN106940990A (en) * | 2017-04-24 | 2017-07-11 | 武汉华星光电技术有限公司 | The charging/discharging thereof and drive device of display panel, display |
| CN107146564A (en) * | 2017-07-03 | 2017-09-08 | 京东方科技集团股份有限公司 | Test device, method and display for GOA circuits |
-
2017
- 2017-09-28 CN CN201710896636.2A patent/CN107633830B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2017097349A (en) * | 2007-03-15 | 2017-06-01 | スケーラブル ディスプレイ テクノロジーズ インコーポレイテッド | Method for displaying images |
| CN105096876A (en) * | 2015-08-19 | 2015-11-25 | 深圳市华星光电技术有限公司 | GOA driving system and liquid crystal panel |
| CN105551413A (en) * | 2016-03-09 | 2016-05-04 | 京东方科技集团股份有限公司 | Display module and detection method for display defect of display module |
| CN105679230A (en) * | 2016-04-25 | 2016-06-15 | 京东方科技集团股份有限公司 | Display driving circuit, driving method of display driving circuit, and display device |
| CN106940990A (en) * | 2017-04-24 | 2017-07-11 | 武汉华星光电技术有限公司 | The charging/discharging thereof and drive device of display panel, display |
| CN107146564A (en) * | 2017-07-03 | 2017-09-08 | 京东方科技集团股份有限公司 | Test device, method and display for GOA circuits |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108427069A (en) * | 2018-02-01 | 2018-08-21 | 福建华佳彩有限公司 | A kind of test circuit of panel detection |
| CN109801602A (en) * | 2019-03-08 | 2019-05-24 | 昆山龙腾光电有限公司 | Gate driving circuit and display device |
| CN109801602B (en) * | 2019-03-08 | 2021-05-28 | 昆山龙腾光电股份有限公司 | Gate drive circuit and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107633830B (en) | 2020-04-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103413531B (en) | A kind of shift register cell, gate driver circuit and display device | |
| CN107958656B (en) | GOA circuit | |
| JP5784148B2 (en) | Liquid crystal display device and driving method thereof | |
| CN105068682B (en) | sensing display device and shift register thereof | |
| CN104036738B (en) | A kind of shift register cell, gate driver circuit and display unit | |
| CN103943055B (en) | A kind of gate driver circuit and driving method thereof, display unit | |
| TWI540554B (en) | Liquid crystal display device and driving method thereof | |
| CN104485086A (en) | Shifting register unit, drive method, grid drive circuit and display device | |
| CN203746393U (en) | Gate drive circuit and display device | |
| CN105788543B (en) | Display device | |
| CN104867472A (en) | Shift register unit, gate drive circuit and display device | |
| CN101192393B (en) | Liquid crystal display device and driving method thereof | |
| CN203760057U (en) | Shift register unit, grid electrode driving circuit and display device | |
| CN105280134A (en) | Shift register circuit and operation method thereof | |
| CN106951123A (en) | Touch-control driver element and its driving method, touch drive circuit, display device | |
| CN104252853A (en) | Shift register unit, driving method, gate drive circuit and display device | |
| CN108766380A (en) | GOA circuits | |
| CN104167192A (en) | Shift register unit, gate drive circuit and display device | |
| CN108877723A (en) | GOA circuit and liquid crystal display device with the GOA circuit | |
| CN108962168A (en) | Monotype GOA circuit | |
| WO2017206751A1 (en) | Goa unit circuit and drive method therefor, and goa circuit | |
| CN110264937B (en) | Gate drive circuit, test method thereof and display device | |
| CN105301429A (en) | Defect detection device of self-capacitance touch control panel and detection method | |
| CN104658508A (en) | Shifting register unit, gate driving circuit and display device | |
| CN107093399A (en) | shift register circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder |
Address after: No.9-2 Tangming Avenue, Guangming New District, Shenzhen, Guangdong 518000 Patentee after: TCL Huaxing Photoelectric Technology Co.,Ltd. Address before: No.9-2 Tangming Avenue, Guangming New District, Shenzhen, Guangdong 518000 Patentee before: Shenzhen China Star Optoelectronics Technology Co.,Ltd. |
|
| CP01 | Change in the name or title of a patent holder |