CN107577139A - Time-to-digital conversion apparatus and method - Google Patents
Time-to-digital conversion apparatus and method Download PDFInfo
- Publication number
- CN107577139A CN107577139A CN201710879837.1A CN201710879837A CN107577139A CN 107577139 A CN107577139 A CN 107577139A CN 201710879837 A CN201710879837 A CN 201710879837A CN 107577139 A CN107577139 A CN 107577139A
- Authority
- CN
- China
- Prior art keywords
- signal
- digital
- data signal
- data
- time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G04—HOROLOGY
- G04F—TIME-INTERVAL MEASURING
- G04F10/00—Apparatus for measuring unknown time intervals by electric means
Abstract
The present invention discloses a kind of time-to-digital conversion apparatus and method, the device is by way of the time-to-digit converter being connected in parallel receives the same group of dephased time signal of tool, time signal is converted into data signal, and by for selecting the control signal of output translator and data signal to export in the lump into data selector；Data selector selects the data signal of corresponding time-to-digit converter according to control signal, and exports the data signal；The present invention is improved to existing system architecture PD+MUX+TDC by using the mode of two TDC concurrent workings, saves PD modules, realize high speed and high-resolution time-to-digital converter.
Description
Technical field
The present invention relates to field of signal processing, m- digital switching device and method when more particularly to a kind of.
Background technology
At present, m- digital quantizer TDC during this kind of such as based on dual slope A-D converter ADC, to input signal
Phase have it is required；Therefore, it is necessary to increase phase detecting module PD and data selector MUX before TDC in TDC applications
Two modules.
With reference to figure 1, phase detecting module detection input time signal Tip and Tim phase information, and produce control signal
Ctrl；The advanced signal of phase in input signal is sent to the E ports in TDC by control signal Ctrl control datas selector, and
The signal of delayed phase is sent to TDC L ports；Signal time difference between E ends and L ends is converted into thermometer-code Da by TDC；Da
Binary code Db is converted to by thermometer-code-binary code modular converter, and is spliced with Ctrl signals, obtains complement code output
Dc；Because generally, system requirements output is binary code, so needing extra decoding circuit, complementary circuit is turned
For binary code Dout；
Shown in the conversion time of above-mentioned whole system such as formula (1)：
tconv=tPD+tMUX+tTDC+tlogic (1)
Wherein, tconvRepresent the conversion time of whole system, tPDRepresent the phase-detection time of phase detecting module, tMUX
Represent the time delay of data selector, tTDCThe conversion time of m- digital quantizer, t during expressionlogicRepresent code system conversion and
The time required to splicing.
It can be seen that, phase detecting module PD addition needs to consume certain conversion time from formula (1)；This is certain
M- digital quantizer TDC conversion speed when being limited in degree；In addition in high-resolution applications, when m- digital quantizer
TDC resolution ratio can accomplish subpicosecond magnitude, but phase detecting module PD so high resolution ratio relatively difficult to achieve.
The content of the invention
The main object of the present invention is m- digital switching device and method when proposing a kind of, and m- numeral turns during by two
The new structure of parallel operation TDC concurrent workings, save phase detecting module PD modules, with solve their limitations to conversion speed and
The problem of high-resolution relatively difficult to achieve.
To achieve the above object, m- digital switching device when proposed by the present invention a kind of, including at least two be connected in parallel
When m- digital quantizer and data selector；The described when m- digital quantizer being connected in parallel is used to receive same group of tool
Dephased time signal, time signal is converted into data signal, and by the control signal for selecting output translator
And the data signal is exported into data selector in the lump；Data selector is m- when being used to select corresponding according to control signal
The data signal of digital quantizer, and export the data signal.
Preferably, described when m- digital switching device also includes thermometer-code-binary code modular converter, described
Thermometer-code-binary code modular converter is used for the data signal for receiving data selector output, converts digital signals into two
Ary codes, i.e., thermometer-code is converted into binary code, and exported.
Preferably, described when m- digital switching device also includes concatenation module；Described concatenation module is used to receive number
The control signal and data signal exported according to selector, control signal and data signal is spliced, and splicing result is made
Exported for numeric results corresponding to input time.
Preferably, described control signal, for first of the thermometer-code of any time-digital quantizer output.
Preferably, described when m- digital quantizer is used to receive the same group of dephased time signal of tool, specifically
For：The same group of dephased time signal of tool is received by way of intersecting and receiving.
Preferably, described when m- digital switching device also includes at least two groups of register groups, and described register group is used
According to the clock cycle, receive, store simultaneously output data.
Preferably, described concatenation module is used for the control signal and data signal for receiving data selector output, will control
Signal processed and data signal are spliced, and the splicing is specially：Using control signal as a high position, using data signal as low
Position.
M- digital conversion method when the present invention also proposes a kind of, this method include：
The same group of dephased time signal of tool is received, time signal is converted into data signal, and will be used to select
The control signal and data signal of output translator export in the lump；
The data signal of m- digital quantizer when selecting corresponding according to control signal, and export the data signal.
Preferably, the data signal according to control signal selection m- digital quantizer when corresponding, and described in output
After data signal, described when m- digital conversion method also includes：
The data signal that data selector exports is converted into binary code, i.e., thermometer-code is converted into binary code,
And export.
Preferably, the data signal according to control signal selection m- digital quantizer when corresponding, and described in output
After data signal, described when m- digital conversion method also includes：
Control signal and data signal are spliced, and entered splicing result as numeric results corresponding to input time
Row output.
When m- digital quantizer of the invention by being connected in parallel, the same group of dephased time signal of tool is received, will
Time signal is converted to data signal, and by for selecting the control signal of output translator and data signal to export in the lump to number
According in selector；The data signal of m- digital quantizer when data selector selects corresponding according to control signal, and described in output
Data signal；The mode of m- digital quantizer TDC concurrent workings when the present invention is by using two, to existing system architecture
PD+MUX+TDC is improved, and saves phase detecting module PD modules, realize at a high speed and it is high-resolution when m- numeral conversion.
Brief description of the drawings
In order to illustrate more clearly about the embodiment of the present invention or technical scheme of the prior art, below will be to embodiment or existing
There is the required accompanying drawing used in technology description to be briefly described, it should be apparent that, drawings in the following description are only this
Some embodiments of invention, for those of ordinary skill in the art, on the premise of not paying creative work, can be with
Structure according to these accompanying drawings obtains other accompanying drawings.
M- digital switching device structural representation when Fig. 1 is a kind of；
M- digital switching device first embodiment structural representation when Fig. 2 is of the invention；
Fig. 3 is a kind of delay chain structure time-digital quantizer structural representation；
M- digital switching device second embodiment structural representation when Fig. 4 is of the invention；
M- digital conversion method first embodiment flow chart when Fig. 5 is of the invention；
M- digital conversion method second embodiment flow chart when Fig. 6 is of the invention；
M- digital conversion method 3rd embodiment flow chart when Fig. 7 is of the invention；
M- digital conversion method fourth embodiment flow chart when Fig. 8 is of the invention；
The m- embodiment flow chart of digital conversion method the 5th when Fig. 9 is of the invention.
The realization, functional characteristics and advantage of the object of the invention will be described further referring to the drawings in conjunction with the embodiments.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is carried out clear, complete
Site preparation describes, it is clear that described embodiment is only the part of the embodiment of the present invention, rather than whole embodiments.Base
Embodiment in the present invention, those of ordinary skill in the art obtained under the premise of creative work is not made it is all its
His embodiment, belongs to the scope of protection of the invention.
If it is to be appreciated that related in the embodiment of the present invention directionality instruction (such as up, down, left, right, before and after ...),
Then directionality instruction be only used for explaining relative position relation under a certain particular pose (as shown in drawings) between each part,
Motion conditions etc., if the particular pose changes, directionality instruction also correspondingly changes therewith.
If in addition, relating to the description of " first ", " second " etc. in the embodiment of the present invention, " first ", " second " etc. are somebody's turn to do
Description be only used for describing purpose, and it is not intended that instruction or implying its relative importance or implicit indicating indicated skill
The quantity of art feature.Thus, " first " is defined, the feature of " second " can be expressed or implicitly includes at least one spy
Sign.In addition, the technical scheme between each embodiment can be combined with each other, but must be with those of ordinary skill in the art's energy
Based on enough realizations, the knot of this technical scheme is will be understood that when the combination appearance of technical scheme is conflicting or can not realize
Conjunction is not present, also not within the protection domain of application claims.
M- digital switching device when the present invention proposes a kind of.
As shown in Fig. 2 m- digital switching device includes two when m- digital quantizer TDC1 being connected in parallel when described
With when m- digital quantizer TDC2 and data selector；It is described be connected in parallel when m- digital quantizer TDC1 and when it is m-
Digital quantizer TDC2 is used to receive the dephased time signal Tip and Tim of same group of tool, and time signal Tip and Tim are turned
Data signal is changed to, and by for selecting the control signal Ctrl of output translator and the data signal to export in the lump to data
In selector；The data signal of m- digital quantizer when data selector is used to select corresponding according to control signal Ctrl, and it is defeated
Go out data signal D0.
When described m- digital quantizer TDC1 and when m- digital quantizer TDC2 be identical converter, can be with
Using delay chain structure time-to-digit converter, differential delay chain structure time-to-digit converter can also be used and based on diclinic
Traditional TDC structures such as rate ADC TDC.
Reference picture 3, the circuit shown in Fig. 3 are delay chain structure time-to-digit converter TDC；Between E end signals and L end signals
Phase difference be the time to be converted；Wherein, E ends are the advanced signal of phase, and it, which enters in time delay chain, is propagated；L ends are phase
Signal after steric retardation, it propagates positional information as the clock crawl E end signals of d type flip flop in time delay chain；D type flip flop exports
As a result Binary Conversion result is obtained into coding module.
In the present embodiment, by using when m- digital quantizer TDC1 and when m- digital quantizer TDC2 concurrent workings
Mode, existing system architecture PD+MUX+TDC is improved, saves phase detecting module PD modules, realize high speed and high score
The when m- numeral conversion of resolution.
Reference picture 2, in example is further carried out, when m- digital quantizer TDC1 and when m- digital quantizer TDC2 lead to
Cross the mode that intersection receives and receive the same group of dephased time signal of tool, i.e. input time signal Tip and Tim interconnection
When m- digital quantizer TDC1 and when m- digital quantizer TDC2 E ends and L ends, specific time signal Tip Connection Time-number
Word converter TDC1 E ends and when m- digital quantizer TDC2 L ends, the time signal Tim Connection Time-digital quantizer
TDC1 L ends and when m- digital quantizer TDC2 E ends；
When time signal Tip phases are ahead of signal Tim, when m- digital quantizer TDC1 will be converted to input time
Data signal, and be sent into data selector；And due to when m- digital quantizer TDC2 E ends input time signal Tim phases
L ends input time signal Tim is lagged behind, its output is fixed as 0.Therefore data selector can according to when m- digital quantizer
TDC1 and when m- digital quantizer TDC2 output judge input time signal Tip and Tim phase information；With reference to two
TDC transformation result, the digital output results D0 of corresponding input time can be obtained；Otherwise work as time signal Tip delayed phases
When time signal Tim, then when m- digital quantizer TDC1 output signals be fixed as 0, when m- digital quantizer TDC2 outputs
Signal is transformation result D0.
In a preferred embodiment, described control signal Ctrl is the thermometer of any time-digital quantizer output
Code first, i.e., when m- digital quantizer TDC1 and when m- digital quantizer TDC2 between arbitrarily selection one converter
Output control signal Ctrl, for example, selection time-digital quantizer TDC1 output control signal Ctrl, control signal Ctrl is '
0 ' either when ' 1 ' represents respectively m- digital quantizer TDC1 output is 0 or be not 0, while also corresponds to input time signal
Tip and Tim phase relation；When control signal Ctrl is ' 1 ', data selector selection time-digital quantizer TDC1's
Output result, when control signal Ctrl is ' 0 ', data selector selection time-digital quantizer TDC2 output result.
In the present embodiment, by being used as control by first of the thermometer-code of seclected time-digital quantizer output
Signal Ctrl, input time signal Tip and Tim phase relation can be determined while identifying control signal, substitutes existing skill
The function of phase detecting module PD modules in art, improve and distinguish speed and efficiency；
Reference picture 2, in example is further carried out, described when m- digital switching device also enters including thermometer-code-two
Code modular converter processed, described thermometer-code-binary code modular converter are used for the data signal for receiving data selector output
D0, data signal D0 is converted into binary code, i.e., thermometer-code is converted into binary code D1, and export.Pass through thermometer
The conversion of code and binary code, facilitates being spliced control signal and data signal of follow-up concatenation module.
Reference picture 2, in example is further carried out, described when m- digital switching device also includes concatenation module；It is described
Concatenation module be used for receive data selector output control signal Ctrl and data signal, by control signal and data signal
Spliced, and exported splicing result D2 as numeric results corresponding to input time.
During splicing, control signal obtains spliced signal D2 as high-order Ctrl, data signal as low level；Typically
In the case of, thermometer-code-binary code modular converter is arranged between data selector and concatenation module, and thermometer-code-two enters
The data signal D0 that code modular converter processed receives data selector output is changed, thermometer-code-binary code modular converter
Output result D1 is exported to concatenation module, concatenation module and is spelled control signal Ctrl and the output result D1 after transcoding
Connect, splicing result D2 is obtained with this.
Reference picture 2, in example is further carried out, when described when m- digital switching device also includes being used to input
Between corresponding numeric results be converted to the decoding circuits of other code systems.Due to the addition of decoding circuit, being applicable for the present invention is expanded
Scope.
Reference picture 2, when proposed by the invention shown in the conversion time such as formula (2) of m- digital switching device：
tconv=tMUX+tTDC+tlogic (2)
Contrast (1) and formula (2), parallel TDC structures time-to-digit converter conversion time have been accelerated.
Reference picture 4, in a preferred embodiment, described when m- digital switching device also include at least two groups of registers
Group, described register group were used for according to the clock cycle, received, stored simultaneously output data.
In Fig. 2 structure conversion time still by when m- digital quantizer TDC1 and when m- digital quantizer TDC2 turned
Digital delay circuit limitation including the time is changed including data selector etc..Therefore, the present invention improves structure in Fig. 2, such as Fig. 4 institutes
Show, two groups of register groups of increase realize pile line operation to further speed up conversion speed.
Under the control of clock signal clk, circuit structure works in the way of streamline in Fig. 4.First at first
Clock cycle, when m- digital quantizer TDC1 and when m- digital quantizer TDC2 in a parallel fashion by input time signal
Tip and Tim is converted to data signal D3 and D4.As described above, at least one group of data is 0 in data signal D3 and D4, represent
Input time signal Tip and Tim phase information.In second clock cycle, the first register group deposit data signal D3
It is sent to D4 and by the data D5 and D6 after deposit in data selector；Data signal D5 and D6 splicing obtain corresponding time input
The complement code output of signal；According to the actual requirements by decoding circuit complement code to binary code and Green code etc., generation meets the requirements
Data signal next one cycle of D7, D7 deposited by the second register group and export final output Dout.
Based on said apparatus, m- digital conversion method when the present invention also proposes a kind of, referring especially to Fig. 5 and Fig. 2, the party
Method includes：
Step S10, the same group of dephased time signal of tool is received, time signal is converted into data signal, and will
Control signal and data signal for selecting output translator export in the lump；
When m- digital quantizer TDC1 and when m- digital quantizer TDC2 intersect receive by way of receive same group
Have dephased time signal, when time signal Tip phases are ahead of signal Tim, when m- digital quantizer TDC1 will be defeated
The angle of incidence is converted to data signal, and is sent into data selector；And due to when m- digital quantizer TDC2 E ends input when
Between signal Tim phases lag behind L ends input time signal Tim, its output is fixed as 0.
Described control signal Ctrl is first of the thermometer-code of any time-digital quantizer output, i.e., when
M- digital quantizer TDC1 and when m- digital quantizer TDC2 between arbitrarily selection one converter output control signal Ctrl,
For example, selection time-digital quantizer TDC1 output control signal Ctrl, control signal Ctrl is that ' 0 ' or ' 1 ' represent respectively
When m- digital quantizer TDC1 output be 0 or be not 0, while also correspond to input time signal Tip and Tim phase close
System.
Step S20, the data signal of m- digital quantizer when selecting corresponding according to control signal, and export the numeral
Signal.
Data selector can according to when m- digital quantizer TDC1 and when m- digital quantizer TDC2 output judge
Go out input time signal Tip and Tim phase information；When control signal Ctrl is ' 1 ', data selector selection time-number
Word converter TDC1 output result, when control signal Ctrl is ' 0 ', data selector selection time-digital quantizer
TDC2 output result, and then the digital output results D0 of corresponding input time can be obtained.
Reference picture 6, after the step S20, described when m- digital conversion method also includes：
Step S30, the data signal that data selector exports is converted into binary code, i.e., thermometer-code is converted to two
Ary codes, and export.
Reference picture 7, after the step S20, described when m- digital conversion method also includes：
Step S40, control signal and data signal are spliced, and using splicing result as number corresponding to input time
Word result is exported.
During splicing, control signal obtains spliced signal D2 as high-order Ctrl, data signal as low level；Typically
In the case of, the output result D1 after concatenation module changes control signal Ctrl with thermometer-code-binary code is spliced, with
This obtains splicing result D2；
Reference picture 8, after the step S20, described when m- digital conversion method also includes：
Step S50, numeric results corresponding to input time are converted into other code systems.
Reference picture 9 and Fig. 4, described when m- digital conversion method, in addition to：
Step S60, according to the clock cycle, receive, store simultaneously output data.
In Fig. 2 structure conversion time still by when m- digital quantizer TDC1 and when m- digital quantizer TDC2 turned
Digital delay circuit limitation including the time is changed including data selector etc..Therefore, the present invention improves structure in Fig. 2, such as Fig. 4 institutes
Show, two groups of register groups of increase realize pile line operation to further speed up conversion speed；
Under the control of clock signal clk, circuit structure works in the way of streamline in Fig. 4.First at first
Clock cycle, when m- digital quantizer TDC1 and when m- digital quantizer TDC2 in a parallel fashion by input time signal
Tip and Tim is converted to data signal D3 and D4.As described above, at least one group of data is 0 in data signal D3 and D4, represent
Input time signal Tip and Tim phase information.In second clock cycle, the first register group deposit data signal D3
It is sent to D4 and by the data D5 and D6 after deposit in data selector；Data signal D5 and D6 splicing obtain corresponding time input
The complement code output of signal；According to the actual requirements by decoding circuit complement code to binary code and Green code etc., generation meets the requirements
Data signal next one cycle of D7, D7 deposited by the second register group and export final output Dout.
tconv=tTDC+tDFF (3)
Wherein, tDFFRepresent the settling time of register group；The settling time of usual register is very short to be ignored；Therefore
Conversion speed can be significantly improved after increase register group.
The preferred embodiments of the present invention are the foregoing is only, are not intended to limit the scope of the invention, it is every at this
Under the inventive concept of invention, the equivalent structure transformation made using description of the invention and accompanying drawing content, or directly/use indirectly
It is included in other related technical areas in the scope of patent protection of the present invention.
Claims (10)
1. m- digital switching device when a kind of, it is characterised in that including at least two when m- digital quantizers being connected in parallel
And data selector；The described when m- digital quantizer being connected in parallel is used to receive the dephased time letter of same group of tool
Number, time signal is converted into data signal, and by the control signal and the data signal one for selecting output translator
And export into data selector；The numeral of m- digital quantizer when data selector is used to select corresponding according to control signal
Signal, and export the data signal.
2. m- digital switching device when as claimed in claim 1, it is characterised in that m- digital switching device is also when described
Including thermometer-code-binary code modular converter, described thermometer-code-binary code modular converter is used to receive data selection
The data signal of device output, converts digital signals into binary code, i.e., thermometer-code is converted into binary code, and export.
3. m- digital switching device when as claimed in claim 1, it is characterised in that m- digital switching device is also when described
Including concatenation module；Described concatenation module is used for the control signal and data signal for receiving data selector output, will control
Signal and data signal are spliced, and are exported splicing result as numeric results corresponding to input time.
4. the when m- digital switching device as described in claim 1 or 3, it is characterised in that described control signal, be any
When first of thermometer-code of the output of m- digital quantizer.
5. m- digital switching device when as claimed in claim 1, it is characterised in that described when m- digital quantizer is used for
The same group of dephased time signal of tool is received, is specially：Receiving same group by way of intersecting and receiving has phase difference
Time signal.
6. m- digital switching device when as claimed in claim 1, it is characterised in that m- digital switching device is also when described
Including at least two groups of register groups, described register group was used for according to the clock cycle, receives, stores simultaneously output data.
7. m- digital switching device when as claimed in claim 3, it is characterised in that described concatenation module is used to receive number
The control signal and data signal exported according to selector, control signal and data signal is spliced, the splicing is specially：
Using control signal as a high position, using data signal as low level.
8. m- digital conversion method when a kind of, it is characterised in that this method includes：
The same group of dephased time signal of tool is received, time signal is converted into data signal, and selection output will be used for
The control signal of converter and the data signal export in the lump；
The data signal of m- digital quantizer when selecting corresponding according to control signal, and export the data signal.
9. m- digital conversion method when as claimed in claim 8, it is characterised in that selected described according to control signal
The data signal of m- digital quantizer when corresponding, and after exporting the data signal, described when m- digital conversion method
Also include：
The data signal that data selector exports is converted into binary code, i.e., thermometer-code is converted into binary code, and it is defeated
Go out.
10. m- digital conversion method when as claimed in claim 8, it is characterised in that selected described according to control signal
The data signal of m- digital quantizer when corresponding, and after exporting the data signal, described when m- digital conversion method
Also include：
Control signal and data signal are spliced, and splicing result is defeated as numeric results progress corresponding to input time
Go out.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710879837.1A CN107577139B (en) | 2017-09-25 | 2017-09-25 | When m- digital switching device and method |
| PCT/CN2018/106094 WO2019057017A1 (en) | 2017-09-25 | 2018-09-18 | Time-digital conversion device and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710879837.1A CN107577139B (en) | 2017-09-25 | 2017-09-25 | When m- digital switching device and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107577139A true CN107577139A (en) | 2018-01-12 |
| CN107577139B CN107577139B (en) | 2019-05-21 |
Family
ID=61039078
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710879837.1A Active CN107577139B (en) | 2017-09-25 | 2017-09-25 | When m- digital switching device and method |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN107577139B (en) |
| WO (1) | WO2019057017A1 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108549006A (en) * | 2018-03-30 | 2018-09-18 | 上海集成电路研发中心有限公司 | Self-test mistake time figure conversion circuit |
| WO2019057017A1 (en) * | 2017-09-25 | 2019-03-28 | 深圳锐越微技术有限公司 | Time-digital conversion device and method |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1719353A (en) * | 2005-06-21 | 2006-01-11 | 中国科学技术大学 | Time digital converter based on RPGA and its conversion method |
| CN101136632A (en) * | 2006-05-26 | 2008-03-05 | 瑞昱半导体股份有限公司 | Time-to-digital converter and method thereof |
| US20110074618A1 (en) * | 2009-09-30 | 2011-03-31 | Stephan Henzler | Method and system for converting time intervals |
| CN103257569A (en) * | 2013-05-23 | 2013-08-21 | 龙芯中科技术有限公司 | Circuit, method and system for time measurement |
| CN106019923A (en) * | 2016-05-18 | 2016-10-12 | 中国科学技术大学 | FPGA-based time-to-digital converter |
| CN106444345A (en) * | 2016-12-19 | 2017-02-22 | 深圳大学 | Time measurement circuit and method and measuring equipment |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20120046843A (en) * | 2010-10-28 | 2012-05-11 | 에스케이하이닉스 주식회사 | Column-parallel cmos image sensor and column-parallel analog-digital conversion method using time to digital converter |
| CN104639165B (en) * | 2015-02-12 | 2017-11-21 | 天津大学 | Two step TDC full time-domain error correction circuit |
| CN105763196B (en) * | 2016-03-10 | 2018-11-27 | 中国科学技术大学 | A kind of delay interpolation type time-to-digit converter |
| CN107577139B (en) * | 2017-09-25 | 2019-05-21 | 深圳锐越微技术有限公司 | When m- digital switching device and method |
-
2017
- 2017-09-25 CN CN201710879837.1A patent/CN107577139B/en active Active
-
2018
- 2018-09-18 WO PCT/CN2018/106094 patent/WO2019057017A1/en active Application Filing
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1719353A (en) * | 2005-06-21 | 2006-01-11 | 中国科学技术大学 | Time digital converter based on RPGA and its conversion method |
| CN101136632A (en) * | 2006-05-26 | 2008-03-05 | 瑞昱半导体股份有限公司 | Time-to-digital converter and method thereof |
| US20110074618A1 (en) * | 2009-09-30 | 2011-03-31 | Stephan Henzler | Method and system for converting time intervals |
| CN103257569A (en) * | 2013-05-23 | 2013-08-21 | 龙芯中科技术有限公司 | Circuit, method and system for time measurement |
| CN106019923A (en) * | 2016-05-18 | 2016-10-12 | 中国科学技术大学 | FPGA-based time-to-digital converter |
| CN106444345A (en) * | 2016-12-19 | 2017-02-22 | 深圳大学 | Time measurement circuit and method and measuring equipment |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2019057017A1 (en) * | 2017-09-25 | 2019-03-28 | 深圳锐越微技术有限公司 | Time-digital conversion device and method |
| CN108549006A (en) * | 2018-03-30 | 2018-09-18 | 上海集成电路研发中心有限公司 | Self-test mistake time figure conversion circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107577139B (en) | 2019-05-21 |
| WO2019057017A1 (en) | 2019-03-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101897121B (en) | Time domain interpolation scheme for flash A/D converters | |
| CN103219996B (en) | With the production line analog-digital converter for reducing power consumption | |
| CN102347769B (en) | Control circuit of analog-to-digital converter and control method thereof | |
| CN100521548C (en) | Sigma-delta analog-to-digital converter and method | |
| CN106685411A (en) | Latch circuit, double data rate ring counter based on the latch circuit, and related devices | |
| CN105162437B (en) | A kind of waveshape generating device and method | |
| US3893102A (en) | Digital-to-analog converter using differently decoded bit groups | |
| CN107577139A (en) | Time-to-digital conversion apparatus and method | |
| CN101516152A (en) | System and method for implementing synchronous refreshing | |
| CN104993831A (en) | Time-interleaving Pipeline-SAR type ADC circuit | |
| CN106341133A (en) | Dual-channel time interleaved asynchronous assembly line flash analog-to-digital converter | |
| CN101621294B (en) | Control logical circuit and successive approximation analog-to-digital converter | |
| CN101470553B (en) | Data preprocessing ranking circuit and method of touch screen controller | |
| CN102025375B (en) | Analogue-to-digital converter and digital calibration circuit thereof | |
| CN106970679A (en) | A kind of multi-chip synchronization structure based on time-digital converter circuit | |
| CN110380728A (en) | A kind of high-resolution hybrid modulus circuit conversion device and conversion method | |
| CN106354001A (en) | Time-to-digital conversion circuit | |
| CN207283515U (en) | A kind of digit order number increases device | |
| CN106911333A (en) | Production line analog-digital converter and conversion method based on sampling capacitance randomization | |
| CN110417412A (en) | A kind of clock generation method, sequence circuit and analog-digital converter | |
| CN201682483U (en) | Phase-adjustable clock output circuit of improved high-speed analog-to-digital converter | |
| US4290050A (en) | Digital-analog converter utilizing fibonacci series | |
| TW202009912A (en) | Source driver and operating method thereof | |
| CN103580696B (en) | A kind of time deviation selection circuit | |
| CN219678448U (en) | Analog-to-digital conversion device, electronic circuit and electronic equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |