CN101516152A - System and method for implementing synchronous refreshing - Google Patents

System and method for implementing synchronous refreshing Download PDF

Info

Publication number
CN101516152A
CN101516152A CNA2009100761389A CN200910076138A CN101516152A CN 101516152 A CN101516152 A CN 101516152A CN A2009100761389 A CNA2009100761389 A CN A2009100761389A CN 200910076138 A CN200910076138 A CN 200910076138A CN 101516152 A CN101516152 A CN 101516152A
Authority
CN
China
Prior art keywords
frame
frame data
bag
signal
control device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA2009100761389A
Other languages
Chinese (zh)
Other versions
CN101516152B (en
Inventor
伍更新
邵寅亮
公培森
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bengbu Xuntang Intelligent Technology Co., Ltd.
Original Assignee
Beijing Jushu Digital Technology Development Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Jushu Digital Technology Development Co Ltd filed Critical Beijing Jushu Digital Technology Development Co Ltd
Priority to CN200910076138.9A priority Critical patent/CN101516152B/en
Publication of CN101516152A publication Critical patent/CN101516152A/en
Application granted granted Critical
Publication of CN101516152B publication Critical patent/CN101516152B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The invention discloses a system and a method for implementing synchronous refreshing in a single-wire transmission plan; the system for implementing synchronous refreshing comprises: a decoding module for decoding the cascaded serial input frame signals; a display control module for detecting a frame starting packet and acframe stateful packet, intercepting a frame data packet and transmitting frame signals of the serial frame signals transmitted by the decoding module, on the other hand, used for generating display control signals according to the content of the input frame data packet and outputting the signals; a local clock for providing clock signals to the decoding module, an encoding module and the display control module; and the encoding module for encoding the serial frame data once again to generate the cascaded serial output frame signals and sending the signals to the next cascaded control device. The invention further discloses a method for implementing synchronous refreshing. The proposal effectively solves the synchronous refreshing problem of the single-wire cascaded serial transmission and avoids the effect of the cascaded length on the display effect.

Description

A kind of system and method for realizing synchronous refresh
Technical field
The present invention relates to image and show the field, in particular realize the system and method for synchronous refresh in the LED light fixture single line transmission system.
Background technology
Along with being extensive use of of LED, employing LED emission three primary colors light is made in a large number with the LED display unit that forms image according to pixel, and is used for message panel or billboard in sports ground, side of buildings, the railway station.
In LED control field, mainly exist the scheme that 3 kinds of monobus parallel transmission structure, multi-thread (as two lines, four lines) serial transmission structure and single serial transmission structures etc. are used for cascade control signal transmission in the system.For example, the single serial transmission plan adopts single holding wire to connect as shown in Figure 1 between each light fixture of internal system shown in the figure, and the control signal of light fixture is sent by the controller of left end, and the light fixture 1 of transmission process successively is to light fixture n from left to right.This cascade system is integrated on a cascade transmission line with clock signal and data-signal, with respect to monobus parallel transmission structure and multi-thread serial transmission structure, under the prerequisite that has guaranteed system's cascade performance, reduced the cost that system complexity and system realize.In the middle of each grade light fixture, control device is finished the input and output of cascade data, and generates the demonstration that display control signal is controlled lamp point.In the middle of whole cascade chain, for realizing good display, all lamp points in the cascade chain need the synchronous refresh displaying contents, in the middle of multi-thread transmission plan, use load signal load to finish the display synchronization of light fixtures at different levels, but in the single line transmission plan, owing to have only a transmission line, not having independent load signal line to finish data sync loads, therefore, in present single serial transmission plan, need transmit control to the cascade data of serial, in the single serial transmission plan, to realize synchronous refresh.
Summary of the invention
Technical problem to be solved by this invention provides a kind of system and method for realizing synchronous refresh in the single line transmission plan.
Technical scheme of the present invention is as follows:
A kind of system that realizes synchronous refresh comprises the plurality of cascaded control device, and described cascade control device comprises: decoder module, display control module, coding module and local clock; Described decoder module, described display control module and described coding module are linked in sequence, and described local clock is connected with described decoder module, described display control module and described coding module respectively, is used to provide clock signal; Described decoder module is used to receive the consecutive frame signal of cascade input, and decodes; Described display control module to the consecutive frame signal that described decoder module transmits, detects frame and begins bag and frame state bag, intercepting frame data bag, and transmit described frame signal, and also be used for content according to described frame data bag, generate display control signal and output; Described coding module is used for consecutive frame data recompile is generated cascade serial output frame signal, and sends to the cascade control device of next stage.
A kind of method that realizes synchronous refresh, be used for the cascade control device of plurality of cascaded, comprise following steps: A0: pre-set each frame signal of cascade signal, comprise that successively a frame begins bag, frame state bag, several frame data bags, wherein, the data bits of each packet is identical; A1: the cascade control device is decoded to the frame signal of input; A2: detect frame and begin bag; A3: extract the frame data bag number f that current frame signal comprises; A4: contrast described frame data bag number f and the frame data bag number m that preestablishes intercepting,, then intercept all frame data bags, jump to steps A 7, if f, then intercepts m frame data bag greater than m if f is less than or equal to m; A5: described frame is begun bag, described frame state bag and remains described frame data bag recompile and forwarding; A6: postpone first Preset Time, output cascade consecutive frame signal continues execution in step A1 to next stage joint control system device by it; A7: postpone second Preset Time, each display control module is exported display control signal simultaneously according to the frame data bag of its corresponding cascade control device.
Described method, the method for input signal decoding is: B1: the decoder module of cascade control device uses the high level sampling of local clock to the cascade serial input signals; B2: the signal format of sampled result and system's regulation is compared; B3: give display control module according to comparing result output decoder data.
Described method, wherein, the signal format of the described system of step B2 regulation is: represent 1 code signal with the pulse signal of a complete cycle, adopt different duty to distinguish logical zero and logical one.
Described method in the steps A 3, from described frame state bag, is extracted described frame data bag number f.
Described method, in the steps A 4, described intercepting frame data bag may further comprise the steps: vertical order when transmitting according to the frame data bag, carry out the intercepting of m frame data bag, wherein, described frame data bag number m is preestablished by system.
Described method, in the steps A 5, described forwarding may further comprise the steps: C1: the former state transmitted frame begins bag; C2: revise the frame data bag number information in the frame state bag; C3: transmitted frame state bag; C4: former state is transmitted not by the frame data bag of cascade control device intercepting at the corresponding levels.
Described method, wherein, among the step C2, the frame data bag number information in the described modification frame state bag may further comprise the steps: the frame data bag number during input deducts the frame data bag number that cascade control device at the corresponding levels intercepts.
Described method, wherein, in the steps A 5, described recompile may further comprise the steps: with the short complete cycle pulse signal presentation logic 0 of a high level time, with the long complete cycle pulse signal presentation logic 1 of a high level time.
Described method wherein, in the steps A 7, the described second preset value time, was at least for 1 bit data cycle.
The present invention is made up of the plurality of data bag by each frame signal, every bag is made up of the fixed bit logarithmic data, it is synchronous to begin to wrap achieve frame by frame, extract frame data bag number by the frame state bag, the frame data bag of the local intercepting of each node is no longer transmitted in the cascade chain, each control device refreshes inner video data simultaneously by display control module in the cascade chain after having intercepted required separately frame data bag, reaches displaying contents and changes synchronous purpose, effectively solves the synchronous refresh problem in the single serial transmission plan.
Description of drawings
Fig. 1 is the single serial transmission plan schematic diagram of prior art;
Fig. 2 is the schematic diagram of the control device of one embodiment of the invention;
The agreement method of per 1 logical value of serial signal among Fig. 3 the present invention;
Fig. 4 is the structural representation of each frame cascade signal of the present invention;
Fig. 5 is the flow chart of synchronous refresh method of the present invention;
Fig. 6 is the structural representation of one embodiment of the present of invention;
Fig. 7 is the structural representation of one embodiment of the present of invention;
Fig. 8 is the Data Transmission Controlling schematic diagram of synchronous refresh method in one embodiment of the present of invention;
Fig. 9 is the Data Transmission Controlling schematic diagram of synchronous refresh method in one embodiment of the present of invention.
Embodiment
Below in conjunction with the drawings and specific embodiments, the present invention is described in detail.
Embodiment 1
Present embodiment provides a kind of system that realizes synchronous refresh, with reference to figure 2, Fig. 3, Fig. 4 and Fig. 6, Fig. 2 is the schematic diagram of control device of the present invention, Fig. 3 is the agreement method of per 1 logical value of serial signal among the present invention, Fig. 4 is the structural representation of each frame of cascade signal, comprise the three-stage cascade control device in the synchronous refresh system shown in Figure 6, the structure of control device at different levels comprises decoder module, display control module, coding module and local clock as shown in Figure 2; Wherein, decoder module, display control module and coding module are linked in sequence, and local clock is connected with decoder module, display control module and coding module respectively, are used to provide clock signal; Decoder module is used to receive the consecutive frame signal of cascade input, and decodes; Display control module to the consecutive frame signal that decoder module transmits, detects frame and begins bag and frame state bag, and intercepting frame data bag, and transmitted frame signal also are used for the content according to the frame data bag, generate display control signal and output; Coding module is used for consecutive frame data recompile is generated cascade serial output frame signal, and sends to the cascade control device of next stage.Specifically, cascade serial incoming frame signal sin imports decoder module by input, decoder module uses the high level length sampling of local clock clk to cascade serial input signals sin, the specific format of sampled result and system's setting is compared, among the present invention, compare according to format specification shown in Figure 3, obtain importing the decoded data data_in of per 1 signal of cascade signal, and this value is sent to display control module; Detect frame by display control module and begin bag and frame state bag, intercepting frame data bag, and transmitted frame signal, display control module also obtains display control signal pwm_ctrl and exports to the lamp point according to decoded data data_in, and, display control module also will require the decoded data data_in of input is made amendment according to cascade output, generate the data to be encoded data_out that is used to export, and send to the coding module of back; Coding module uses local clock data signal data_out to compare according to the specific format of system's setting, in the present embodiment, the Data Control decoder module uses identical agreement to carry out Code And Decode with coding module for convenience, promptly also encode according to form shown in Figure 3 at coding module, for the long complete cycle pulse of high level of logical one output, for the short complete cycle pulse of high level of logical zero output, generate cascade serial output signal sout, send to the next stage control device.
Another example as shown in Figure 7, realizes that the system of synchronous refresh can comprise Pyatyi cascade control device, and promptly control device 1, control device 2, control device 3, control device 4, control device 5 form cascade chain with the controller cascade.
Embodiment 2
Present embodiment provides a kind of method that realizes synchronous refresh, with reference to figure 4, Fig. 5, Fig. 6 and Fig. 8, for realizing the synchronous refresh of lamp point displaying contents, the serially concatenated signal is that unit transmits control with the frame, the structure of each frame cascade signal as shown in Figure 4, one frame signal begins bag (Frame start) by a frame successively by the transmission time order, a frame state bag (Frame state), several frame data bags are formed, for example, the frame data bag is D1, D2, D3......Dn, above-mentioned each Bao Jun comprises k position coded data, and promptly the data bits of each packet is identical.
Wherein, frame begins to wrap the beginning that is used to indicate a frame signal; Comprised the frame data bag number information that current frame signal comprised in the frame state bag; Each frame data bag comprises the information of LED displaying contents.When transfer of data begins, flow chart as shown in Figure 5, decoding obtains data_in to cascade consecutive frame signal sin through decoder module, and for example, the input signal decoding may further comprise the steps: the decoder module of cascade control device uses the high level sampling of local clock to the cascade serial input signals; The signal format of sampled result and system regulation is compared, and contrasting this step can carry out in decoder module or display control module, signal format can be stored in advance decoder module, display control module or with its arbitrary memory cell that is connected in; Give display control module according to comparing result output decoder data.
Afterwards, data_in imports display control unit, and display control module at first carries out frame to input data data_in and begins the bag detection, determines that the transmission of a frame signal begins; Second step, from the frame state bag, extract the frame data bag number information f that current frame signal comprises, the frame data bag number m that will intercept then according to control device at the corresponding levels, vertical order is carried out the intercepting of frame data bag when transmitting according to the frame data bag, for example, the frame data bag of first input control device is fallen by intercepting earlier.At the cascade output facet, display control module (after (cycle data is t second, down with) time m * k+a) * t second, begins dateout data_out after the zero hour of current frame data input; Wherein a gets the numerical value more than or equal to 1.
For example, at first, the frame that former state is transmitted input begins bag; Then, transmitted frame state bag, before transmitting, need to revise the frame data bag number information in the frame state bag, for example, with frame data bag number contained in the frame state bag, be revised as frame data contained frame data bag number when input, deduct the frame data bag number that control device at the corresponding levels intercepts, resulting difference; Then, former state is transmitted not the frame data bag Dn-m...Dn by control device at the corresponding levels intercepted; At last, coding module will be to be exported frame data, encode according to form shown in Figure 3, promptly for the long complete cycle pulse of high level of logical one output, for the short complete cycle pulse of high level of logical zero output, generate cascade serial output signal sout, send to the next stage control device.
That is to say that described recompile may further comprise the steps: with the short complete cycle pulse signal presentation logic 0 of a high level time, with the long complete cycle pulse signal presentation logic 1 of a high level time.
When certain one-level control device in the cascade chain detects frame data bag number information f in the frame state bag of current frame signal and is less than or equal to the frame data bag number m that this grade control device will intercept, then after finishing the intercepting of frame data bag remaining in this frame signal, this control device postpones a set time, it is described second Preset Time, then, control device at different levels are according to the frame data bag of its corresponding cascade control device, export display control signal simultaneously, finish the synchronous refresh of a frame video data, the set time of above-mentioned delay is minimum to be 1 bit data cycle, it is minimum delay t second, control device at different levels are exported display control signal simultaneously, finish the synchronous refresh of a frame video data; If frame data bag number information f then continues to carry out according to above-mentioned steps the intercepting of frame data bag greater than the frame data bag number m that this grade control device will intercept in the frame state bag of current frame signal, the forwarding of frame data, the coding of dateout sends.
For instance, in conjunction with synchronous refresh system shown in Figure 6, controller control three-stage cascade control device, every grade of control device is set to 3 frame data bags of intercepting, each frame data Bao Jun comprises 40 coded datas, and frame data bag number is 9, and transverse axis shown in Figure 7 is to be the time shaft T of unit definition with the data bit, suppose that one digit number is t second according to the time in cycle, then the shared time span of X bit data is exactly X * t second.0 constantly, frame signal begins to be input to control device 1, after decoding, display control module detects frame and begins bag, extracting the packet number is 9, packet number 3 greater than the systemic presupposition intercepting, therefore by 3 packets of display control module intercepting, remaining frame signal comprises that frame begins bag, the frame state bag, the residue frame packet, transmit by the display control module former state, through the coding module recompile, after first Preset Time, for example (3 * 40+1) * t is after second, control device 1 start frame signal output, signal content are among the figure shown in control device 2 inputs: it is constant that frame begins to wrap content; The frame state bag becomes Frame state2 by Frame state1, and its content contains 9 frame data bags by current frame data and becomes and comprise 6 frame data bags; The frame data bag becomes D4 6 to D9 by D1 to 9 frame data bags of D9.
As a same reason, (3 * the 40+1) * t second of control device 3 after control device 2 receives the input data, begin to receive the input data again, the frame state bag becomes Frame state3, its content is that current frame signal contains 3 frame data bags, this is identical with the frame data bag number that this grade control device will intercept, therefore, intercepted frame data bag D7 at control device 3, D8, t second after the D9, control device 1,2,3 refresh the demonstration dateout simultaneously, and wherein, control device 1 shows D1, D2, the content of D3, control device 2 shows D4, D5, the content of D6, control device 3 shows D7, D8, the content of D9.
Embodiment 3
Present embodiment provides a kind of method that realizes synchronous refresh, adopts Pyatyi cascade control device with the different present embodiments that are of embodiment 2, all the other coding methods, coding/decoding method and data cutout method etc. are identical with embodiment 1.For example, Fig. 8 is a Pyatyi cascade control device structural representation of the present invention, 4 frame data bags of every grade of control device intercepting, and each frame data bag comprises 80 coded datas, and frame data bag number is 19, and transverse axis shown in Figure 9 is time shaft T, and it defines with embodiment 2.
0 constantly, frame data begin to be input to control device 1, after decoding, display control module detects frame and begins bag, and extracting the packet number is 19, greater than the packet number 4 of systemic presupposition intercepting, therefore by 4 packets of display control module intercepting, remaining frame signal comprises that frame begins bag, the frame state bag, the residue frame packet is transmitted by the display control module former state, through the coding module recompile, after first Preset Time, for example, (4 * 80+5) * t is after second, for example, with 5 * t time of delay second be set point, the output of control device 1 start frame data, data content is among the figure shown in control device 2 inputs: it is constant that frame begins to wrap content; The frame state bag becomes Framestate2 by Frame state1, and its content contains 19 frame data bags by current frame data and becomes and comprise 15 frame data bags; The frame data bag becomes D5 15 to D19 by D1 to 20 frame data bags of D19, four frame data bags of intercepting, and (4 * 80+5) * t is after time second, the output of control device 2 start frame data through first Preset Time.
As a same reason, (4 * the 80+5) * t second of control device 3 after control device 2 receives the input data, receive the input data again, frame begins to wrap constant, and the frame state bag becomes Frame state3, and its content is that current frame data contains 11 frame data bags, frame data bag number becomes D9 11 to D19, four frame data bags have been intercepted, through (4 * 80+5) * t is after time second, and control device 3 start frame data are exported.
Because control device 3 is through (4 * 80+5) * t is after time second, just start frame data output, therefore, (4 * the 80+5) * t second of control device 4 after control device 3 receives the input data, begin to receive the input data, frame begins to wrap constant, the frame state bag becomes Frame state4, its content is that current frame data comprises 7 frame data bags, frame data bag number becomes D13 7 to D19, intercept four frame data bags, through (4 * 80+5) * t is after time second, and control device 4 start frame data are exported.
As a same reason, (4 * the 80+5) * t second of control device 5 after control device 4 receives the input data, receive the input data again, frame begins to wrap constant, the frame state bag becomes Frame state5, its content is that current frame data comprises 3 frame data bags, frame data bag number becomes D17 3 to D19, at this moment, therefore the frame data bag number that remaining data bag number will intercept less than this grade control device, has intercepted frame data bag D17 at control device 5, D18, after the D19, after second Preset Time, for example, 4 * t is after second, control device 1, control device 2, control device 3, control device 4, control device 5 refreshes the demonstration dateout simultaneously, wherein, control device 1 shows D1, D2, D3, the content of D4, control device 2 shows D5, D6, D7, the content of D8, control device 3 shows D9, D10, D11, the content of D12, control device 4 shows D13, D14, D15, the content of D16, control device 5 shows D17, D18, the content of D19.
Variable in the present invention comprises: every grade of frame data bag number m, data bits k, frame data bag number f that each frame data bag is comprised that control device intercepts, transmit the time interval a of data between the joint control system devices at different levels, variable m is set as required by system, variable k sets according to the needs of display effect, transmit the time interval a of data between the joint control system devices at different levels, getting the numerical value more than or equal to 1, is in order to guarantee transmitted frame signal exactly.Above variable all can change in the zone of reasonableness that system needs, above-mentioned specification has partly been enumerated the variable condition that two kinds of embodiment illustrate each variable, for other various values of variable, system and method for the present invention can be realized the goal of the invention of synchronous refresh equally, does not repeat them here.
Should be understood that, for those of ordinary skills, can make other various numerical transformations according to the present invention, and all these conversion all should belong to the protection range of claims of the present invention.

Claims (10)

1, a kind of system that realizes synchronous refresh is characterized in that, comprises the cascade control device of plurality of cascaded, and described cascade control device comprises: decoder module, display control module, coding module and local clock;
Described decoder module, described display control module and described coding module are linked in sequence,
Described local clock is connected with described decoder module, described display control module and described coding module respectively, is used to provide clock signal;
Described decoder module is used to receive the consecutive frame signal of cascade input, and decodes;
Described display control module to the consecutive frame signal that described decoder module transmits, detects frame and begins bag and frame state bag, intercepting frame data bag, and transmit described frame signal, and also be used for content according to described frame data bag, generate display control signal and output;
Described coding module is used for consecutive frame data recompile is generated cascade serial output frame signal, and sends to the cascade control device of next stage.
2, a kind of method that realizes synchronous refresh is used for the cascade control device of plurality of cascaded, it is characterized in that, comprises following steps:
A0: pre-set each frame signal of cascade signal, comprise that successively a frame begins bag, frame state bag, several frame data bags, wherein, the data bits of each packet is identical;
A1: the cascade control device is decoded to the frame signal of input;
A2: detect frame and begin bag;
A3: extract the frame data bag number f that current frame signal comprises;
A4: contrast described frame data bag number f and the frame data bag number m that preestablishes intercepting,, then intercept all frame data bags, jump to steps A 7, if f, then intercepts m frame data bag greater than m if f is less than or equal to m;
A5: described frame is begun bag, described frame state bag and remains described frame data bag recompile and forwarding;
A6: postpone first Preset Time, output cascade consecutive frame signal continues execution in step A1 to next stage joint control system device by it;
A7: postpone second Preset Time, the display control module of joint control system devices at different levels is exported display control signal simultaneously according to the frame data bag of its corresponding cascade control device.
3, method according to claim 2 is characterized in that, the method for input signal decoding is:
B1: the decoder module of cascade control device uses the high level sampling of local clock to the cascade serial input signals;
B2: the signal format of sampled result and system's regulation is compared;
B3: give display control module according to comparing result output decoder data.
4, method according to claim 3 is characterized in that, the signal format of the described system of step B2 regulation is: represent 1 code signal with the pulse signal of a complete cycle, adopt different duty to distinguish logical zero and logical one.
5, method according to claim 2 is characterized in that, in the steps A 3, from described frame state bag, extracts described frame data bag number f.
6, method according to claim 2 is characterized in that, in the steps A 4, described intercepting frame data bag may further comprise the steps: vertical order when transmitting according to the frame data bag, carry out the intercepting of m frame data bag, wherein, described frame data bag number m is preestablished by system.
7, method according to claim 2 is characterized in that, in the steps A 5, described forwarding may further comprise the steps:
C1: the former state transmitted frame begins bag;
C2: revise the frame data bag number information in the frame state bag;
C3: transmitted frame state bag;
C4: former state is transmitted not by the frame data bag of cascade control device intercepting at the corresponding levels.
8, method according to claim 7, it is characterized in that, among the step C2, the frame data bag number information in the described modification frame state bag may further comprise the steps: the frame data bag number during input deducts the frame data bag number that cascade control device at the corresponding levels intercepts.
9, method according to claim 2, it is characterized in that, in the steps A 5, described recompile, may further comprise the steps: with the short complete cycle pulse signal presentation logic 0 of a high level time, with the long complete cycle pulse signal presentation logic 1 of a high level time.
10, method according to claim 2 is characterized in that, in the steps A 7, the described second preset value time, is at least for 1 bit data cycle.
CN200910076138.9A 2009-01-07 2009-01-07 System and method for implementing synchronous refreshing Expired - Fee Related CN101516152B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN200910076138.9A CN101516152B (en) 2009-01-07 2009-01-07 System and method for implementing synchronous refreshing

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN200910076138.9A CN101516152B (en) 2009-01-07 2009-01-07 System and method for implementing synchronous refreshing

Publications (2)

Publication Number Publication Date
CN101516152A true CN101516152A (en) 2009-08-26
CN101516152B CN101516152B (en) 2014-05-07

Family

ID=41040374

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200910076138.9A Expired - Fee Related CN101516152B (en) 2009-01-07 2009-01-07 System and method for implementing synchronous refreshing

Country Status (1)

Country Link
CN (1) CN101516152B (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101937643A (en) * 2010-09-21 2011-01-05 深圳市中庆微科技开发有限公司 Method for evenly distributing and increasing display frequency
CN101950534A (en) * 2010-09-20 2011-01-19 深圳市中庆微科技开发有限公司 Method for dynamically and adaptively improving display frequency
CN101964173A (en) * 2010-09-19 2011-02-02 深圳市中庆微科技开发有限公司 Method for improving display frequency of fixed chain length
CN102970105A (en) * 2012-11-09 2013-03-13 深圳市晟碟半导体有限公司 Transmission method and system of light-emitting diode (LED) chip cascading signals
CN103516479A (en) * 2012-06-29 2014-01-15 聚积科技股份有限公司 Single-wire signal regeneration transmission device and method and serial device thereof
CN102118899B (en) * 2009-12-31 2014-02-12 上海广茂达光艺科技股份有限公司 Method for controlling lamp by using LED light control bus
CN103840836A (en) * 2014-03-05 2014-06-04 航天科工深圳(集团)有限公司 Optical fiber signal code identification method and system of cable type fault indicator
CN108040389A (en) * 2017-12-01 2018-05-15 广东工业大学 Synchronous method, system and the DMX lamps and lanterns of online DMX lamps and lanterns dynamic effect
CN109982491A (en) * 2018-06-07 2019-07-05 杨玲 A kind of light adjusting controller and lamp light control system based on Novel electric line of force carrier wave
CN112291387A (en) * 2020-12-23 2021-01-29 深圳市明微电子股份有限公司 Method, device and equipment for automatically addressing master and slave machines and storage medium
CN112802427A (en) * 2021-04-14 2021-05-14 杭州视芯科技有限公司 LED drive circuit, LED display system and display control method

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6914637B1 (en) * 2001-12-24 2005-07-05 Silicon Image, Inc. Method and system for video and auxiliary data transmission over a serial link
US6930679B2 (en) * 2002-11-22 2005-08-16 Macroblock, Inc. System of LED drivers for driving display devices
US6978412B1 (en) * 1999-08-16 2005-12-20 Advanced Micro Devices, Inc. Method and apparatus for adaptive frame tracking
CN1816241A (en) * 2005-12-09 2006-08-09 天津理工大学 Control system for group LED sight-seeing lamp connected by series bus
JP2008160235A (en) * 2006-12-21 2008-07-10 Leader Electronics Corp Method and apparatus for measuring bit error rate of tuner
CN201355878Y (en) * 2009-01-07 2009-12-02 北京巨数数字技术开发有限公司 System for implementing synchronous renovation

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6978412B1 (en) * 1999-08-16 2005-12-20 Advanced Micro Devices, Inc. Method and apparatus for adaptive frame tracking
US6914637B1 (en) * 2001-12-24 2005-07-05 Silicon Image, Inc. Method and system for video and auxiliary data transmission over a serial link
US6930679B2 (en) * 2002-11-22 2005-08-16 Macroblock, Inc. System of LED drivers for driving display devices
CN1816241A (en) * 2005-12-09 2006-08-09 天津理工大学 Control system for group LED sight-seeing lamp connected by series bus
JP2008160235A (en) * 2006-12-21 2008-07-10 Leader Electronics Corp Method and apparatus for measuring bit error rate of tuner
CN201355878Y (en) * 2009-01-07 2009-12-02 北京巨数数字技术开发有限公司 System for implementing synchronous renovation

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102118899B (en) * 2009-12-31 2014-02-12 上海广茂达光艺科技股份有限公司 Method for controlling lamp by using LED light control bus
CN101964173A (en) * 2010-09-19 2011-02-02 深圳市中庆微科技开发有限公司 Method for improving display frequency of fixed chain length
CN101950534A (en) * 2010-09-20 2011-01-19 深圳市中庆微科技开发有限公司 Method for dynamically and adaptively improving display frequency
CN101937643B (en) * 2010-09-21 2015-12-02 深圳市中庆微科技开发有限公司 A kind of uniform distribution improves the method for display frequency
CN101937643A (en) * 2010-09-21 2011-01-05 深圳市中庆微科技开发有限公司 Method for evenly distributing and increasing display frequency
CN103516479A (en) * 2012-06-29 2014-01-15 聚积科技股份有限公司 Single-wire signal regeneration transmission device and method and serial device thereof
CN103516479B (en) * 2012-06-29 2016-08-03 聚积科技股份有限公司 Single-wire signal regeneration transmission device and method and serial device thereof
CN102970105B (en) * 2012-11-09 2015-12-02 深圳市晟碟半导体有限公司 A kind of transmission method of LED chip cascade signal and transmission system
CN102970105A (en) * 2012-11-09 2013-03-13 深圳市晟碟半导体有限公司 Transmission method and system of light-emitting diode (LED) chip cascading signals
CN103840836A (en) * 2014-03-05 2014-06-04 航天科工深圳(集团)有限公司 Optical fiber signal code identification method and system of cable type fault indicator
CN108040389A (en) * 2017-12-01 2018-05-15 广东工业大学 Synchronous method, system and the DMX lamps and lanterns of online DMX lamps and lanterns dynamic effect
CN108040389B (en) * 2017-12-01 2019-09-06 广东工业大学 Synchronous method, system and the DMX lamps and lanterns of online DMX lamps and lanterns dynamic effect
CN109982491A (en) * 2018-06-07 2019-07-05 杨玲 A kind of light adjusting controller and lamp light control system based on Novel electric line of force carrier wave
CN112291387A (en) * 2020-12-23 2021-01-29 深圳市明微电子股份有限公司 Method, device and equipment for automatically addressing master and slave machines and storage medium
CN112291387B (en) * 2020-12-23 2021-05-04 深圳市明微电子股份有限公司 Method, device and equipment for automatically addressing master and slave machines and storage medium
CN112802427A (en) * 2021-04-14 2021-05-14 杭州视芯科技有限公司 LED drive circuit, LED display system and display control method
CN112802427B (en) * 2021-04-14 2021-08-03 杭州视芯科技有限公司 LED drive circuit, LED display system and display control method
WO2022218129A1 (en) * 2021-04-14 2022-10-20 杭州视芯科技股份有限公司 Led driving circuit, led display system, and display control method

Also Published As

Publication number Publication date
CN101516152B (en) 2014-05-07

Similar Documents

Publication Publication Date Title
CN101516152B (en) System and method for implementing synchronous refreshing
CN101339738B (en) Single line cascade chip for lamp point display
US9673969B2 (en) Transcoding method for multi-wire signaling that embeds clock information in transition of signal state
CN102542974B (en) Method and apparatus for transmitting data between timing controller and source driver, having bit error rate test function
CN101340757B (en) Single line transmission protocol of lamp spot display chip concatenated signal
CN103118251B (en) The method and system of many level data transmission
CN103141066A (en) Transmission circuit, reception circuit, transmission method, reception method, communication system and communication method therefor
US20240172351A1 (en) LED control system
US9704430B2 (en) LED display device and method for operating the same
CN108463027A (en) A kind of LED control chips of power delivery signal
JPH03184425A (en) Circuit device for data language conversion
CN201355878Y (en) System for implementing synchronous renovation
CN101916543B (en) Data communication method of LED display system
WO2019139729A1 (en) Simplified c-phy high-speed reverse mode
CN105873290B (en) A kind of LED drive chip and LED drive circuit
CN103248352A (en) Low voltage differential signal driving circuit and digital signal transmitter
CN201233711Y (en) Single line cascade chip for lamp point display
CN204836700U (en) LED actuating system
CN101111109A (en) Method for controlling color and brightness of LED and control system thereof
CN202584690U (en) Light-emitting diode (LED) display screen constant-current drive control system
CN114495811B (en) Clock-controllable LED double-line data transmission display method and realization circuit
CN107577139B (en) When m- digital switching device and method
KR102520096B1 (en) Encoded multi-lane N-factorial and other multi-wire communication systems
CN109493832A (en) Support the VR display device and its control method of DSC compression
CN211128331U (en) L ED lamp without low-gray jitter display

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
DD01 Delivery of document by public notice
DD01 Delivery of document by public notice

Addressee: Beijing Jushu Digital Technology Development Co., Ltd.

Document name: Notification to Pay the Fees

TR01 Transfer of patent right

Effective date of registration: 20191022

Address after: No. 023, building C, incubation center, No. 7829, Huangshan Avenue, high tech Zone, Bengbu City, Anhui Province

Patentee after: Bengbu Xuntang Intelligent Technology Co., Ltd.

Address before: 100085 Beijing city Haidian District East Road No. 1 building E room 402B power Creative Park

Patentee before: Beijing Jushu Digital Technology Development Co., Ltd.

TR01 Transfer of patent right
DD01 Delivery of document by public notice

Addressee: Yang Yue

Document name: Notification of Passing Examination on Formalities

DD01 Delivery of document by public notice
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20140507

Termination date: 20200107

CF01 Termination of patent right due to non-payment of annual fee