CN107465397B - LVPECL signal alternating-current coupling circuit and selection control method thereof - Google Patents
LVPECL signal alternating-current coupling circuit and selection control method thereof Download PDFInfo
- Publication number
- CN107465397B CN107465397B CN201710670638.XA CN201710670638A CN107465397B CN 107465397 B CN107465397 B CN 107465397B CN 201710670638 A CN201710670638 A CN 201710670638A CN 107465397 B CN107465397 B CN 107465397B
- Authority
- CN
- China
- Prior art keywords
- selection switch
- resistor
- differential pair
- potential
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
- H03H7/42—Balance/unbalance networks
- H03H7/425—Balance-balance networks
Abstract
The invention provides an LVPECL signal alternating current coupling circuit and a selection control method thereof, which adjust the common mode voltage after the alternating current coupling of the long 0 or long 1 signal, are self-adaptive to the transmission of the long 0 or long 1 signal, adopt two selection switches, the input of the two selection switches is respectively connected to 2 different bias voltages, the output of each switch is respectively connected with the positive end and the negative end of a differential pair, the common mode voltage of a differential line is adjusted through the 2 different bias voltages, the switching positions of the two selection switches are selected through the high and low levels of a control signal, so that the level of the control signal is related to the level of an actual transmission signal, the direct current imbalance problem of the alternating current coupling of the long 0 or long 1 signal in the existing LVPECL signal alternating current coupling circuit can be effectively eliminated, the structure is simple and easy to implement, and the applicable signal range of the alternating current coupling can be widened.
Description
Technical Field
The invention relates to an LVPECL signal alternating-current coupling circuit and a selection control method thereof, in particular to an LVPECL signal alternating-current coupling circuit suitable for alternating-current coupling transmission among LVPECL signals and a selection control method thereof.
Background
LVPECL was developed from the ECL standard with a small signal swing relative to ECL, making the logic more suitable for high speed data serial or parallel connections. The LVPECL signals are transmitted and coupled in a direct current coupling mode and an alternating current coupling mode.
The direct current coupling connection mode is as shown in fig. 1, wherein R9, R10, R11 and R12 are resistors, R9 and R11 have the same resistance, R10 and R12 have the same resistance, and V3.3 is a direct current source with a voltage of 3.3V; the method is simple in connection, but the power supply voltage of the driving end and the power supply voltage of the receiving end are required to be the same, and the flexibility is poor.
The ac coupling connection mode is as shown in fig. 2, where R5, R6, R7, and R8 are resistors, R5 and R7 have the same resistance, R6 and R8 have the same resistance, V3.3 is a dc source with a voltage of 3.3V, and C3 and C4 are isolation capacitors and have the same capacitance; the advantage of ac coupling is not affected by the voltage difference between the transmitting end and the receiving end, but when the signal is transmitted not by uniform '0101' such as clock signal but by long 0 or long 1 signal, the dc imbalance problem will occur in the signal transmission due to the dc blocking effect of the capacitor. In order to avoid the problem of direct current imbalance, 8b/10b coding is generally adopted in the industry for adjustment, but the method requires a special protocol to be customized, and the realization difficulty is high.
Disclosure of Invention
The technical problem to be solved by the invention is to provide an LVPECL signal alternating-current coupling circuit and a selection control method thereof, which can solve the problem of direct-current imbalance of long 0 or long 1 signal alternating-current coupling in the LVPECL signal alternating-current coupling circuit in the prior art, have a simple structure, are easy to implement and can widen the applicable signal range of alternating-current coupling.
The technical scheme adopted by the invention is as follows:
an LVPECL signal alternating current coupling circuit comprises a driver and a receiver, wherein the negative pole and the positive pole of the driver are respectively connected with the negative pole and the positive pole of the receiver in a one-to-one correspondence mode through a negative pole blocking capacitor C1 and a positive pole blocking capacitor C2 to form a differential pair; the device also comprises a divider resistor pair: first resistor R1 and second resistor R2, and voltage dividing resistor pair: a third resistor R3 and a fourth resistor R4;
the first resistor R1 and the second resistor R2 are connected with the negative terminal or the positive terminal of the differential pair through a first selection switch J1; the third resistor R3 and the fourth resistor R4 are connected with the negative terminal or the positive terminal of the differential pair through a second selection switch J2; when the first selection switch J1 is connected to the positive terminal of the differential pair, the second selection switch J2 is connected to the negative terminal of the differential pair; when the first selection switch J1 is connected to the negative terminal of the differential pair, the second selection switch J2 is connected to the positive terminal of the differential pair;
the potential of the point connected between the first selection switch J1 and the first resistor R1 and the second resistor R2 is superimposed with the potential of the negative terminal or the positive terminal of the differential pair connected to the first selection switch J1 to be a first potential; the potential of the point connected between the second selection switch J2 and the third resistor R3 and the fourth resistor R4 is superimposed with the potential of the positive terminal or the negative terminal of the differential pair connected to the second selection switch J2 to be a second potential; the absolute value of the difference between the first potential and the second potential is less than or equal to 0.1V;
the potential is to ground.
When the transmission signal is long 1, after the differential signal passes through the blocking capacitor, the positive end of the differential pair is connected with the first selection switch J1, and the negative end of the differential pair is connected with the second selection switch J2; when the transmission signal is long 0, after the differential signal passes through the blocking capacitor, the negative end of the differential pair is connected with the first selection switch J1, and the positive end of the differential pair is connected with the second selection switch J2; the potential of the point of connection between the first selection switch J1 and the first resistor R1 and the second resistor R2 is higher than the potential of the point of connection between the second selection switch J2 and the third resistor R3 and the fourth resistor R4.
When the transmission signal is long 1, after the differential signal passes through the blocking capacitor, the negative end of the differential pair is connected with the first selection switch J1, and the positive end of the differential pair is connected with the second selection switch J2; when the transmission signal is long 0, after the differential signal passes through the blocking capacitor, the positive end of the differential pair is connected with the first selection switch J1, and the negative end of the differential pair is connected with the second selection switch J2; the potential at the point of connection between the first selection switch J1 and the first and second resistors R1 and R2 is lower than the potential at the point of connection between the second selection switch J2 and the third and fourth resistors R3 and R4.
The voltage dividing resistor pair divides +3.3V, the potential of a point connected between the first selection switch J1 and the first resistor R1 and the second resistor R2, the potential of a point connected between the second selection switch J2 and the third resistor R3 and the fourth resistor R4 are all larger than or equal to 1.6V and smaller than or equal to 2.4V, and the absolute value of the potential difference between the two points is 0.4V +/-0.1V.
When the transmission signal is long 1, after the differential signal passes through the blocking capacitor, the positive end of the differential pair is connected with the first selection switch J1, and the negative end of the differential pair is connected with the second selection switch J2; when the transmission signal is long 0, after the differential signal passes through the blocking capacitor, the negative end of the differential pair is connected with the first selection switch J1, and the positive end of the differential pair is connected with the second selection switch J2; the potential of the point of connection between the first selection switch J1 and the first resistor R1 and the second resistor R2 is 2.2V ± 0.1V, and the potential of the point of connection between the second selection switch J2 and the third resistor R3 and the fourth resistor R4 is 1.8V ± 0.1V.
When the transmission signal is long 1, after the differential signal passes through the blocking capacitor, the negative end of the differential pair is connected with the first selection switch J1, and the positive end of the differential pair is connected with the second selection switch J2; when the transmission signal is long 0, after the differential signal passes through the blocking capacitor, the positive end of the differential pair is connected with the first selection switch J1, and the negative end of the differential pair is connected with the second selection switch J2; the potential of the point of connection between the first selection switch J1 and the first resistor R1 and the second resistor R2 is 1.8V ± 0.1V, and the potential of the point of connection between the second selection switch J2 and the third resistor R3 and the fourth resistor R4 is 2.2V ± 0.1V.
The absolute value of the potential difference between the two points is 0.4V.
The first selection switch J1 and/or the second selection switch J2 are single-pole double-throw switches.
Based on the selection control method of the alternating current coupling circuit, when the transmission signal is long 1, the first selection switch J1 is controlled to be connected with the positive end of the differential pair, and the second selection switch J2 is controlled to be connected with the negative end of the differential pair; when the transmission signal is long 0, the first selection switch J1 is controlled to connect the negative terminal of the differential pair, and the second selection switch J2 is controlled to connect the positive terminal of the differential pair.
Based on the selection control method of the alternating current coupling circuit, when the transmission signal is long 1, the first selection switch J1 is controlled to be connected with the negative end of the differential pair, and the second selection switch J2 is controlled to be connected with the positive end of the differential pair; when the transmission signal is long 0, the first selection switch J1 is controlled to connect the positive terminal of the differential pair, and the second selection switch J2 is controlled to connect the negative terminal of the differential pair.
Compared with the prior art, the invention has the beneficial effects that: the LVPECL signal alternating-current coupling circuit can solve the problem of direct-current imbalance of long 0 or long 1 signal alternating-current coupling in the LVPECL signal alternating-current coupling circuit in the prior art, has a simple structure, is easy to implement, and can widen the applicable signal range of alternating-current coupling.
Drawings
Fig. 1 shows a prior art LVPECL signal dc coupling circuit connection structure.
Fig. 2 shows a connection structure of a prior art LVPECL signal ac coupling circuit.
Fig. 3 is a connection structure of an LVPECL signal ac-coupling circuit according to an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is described in further detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the invention and are not intended to limit the invention.
Any feature disclosed in this specification (including any accompanying drawings) may be replaced by alternative features serving equivalent or similar purposes, unless expressly stated otherwise. That is, unless expressly stated otherwise, each feature is only an example of a generic series of equivalent or similar features.
Detailed description of the preferred embodiment 1
An LVPECL signal alternating current coupling circuit comprises a driver and a receiver, wherein the negative pole and the positive pole of the driver are respectively connected with the negative pole and the positive pole of the receiver in a one-to-one correspondence mode through a negative pole blocking capacitor C1 and a positive pole blocking capacitor C2 to form a differential pair; the device also comprises a divider resistor pair: first resistor R1 and second resistor R2, and voltage dividing resistor pair: a third resistor R3 and a fourth resistor R4;
the first resistor R1 and the second resistor R2 are connected with the negative terminal or the positive terminal of the differential pair through a first selection switch J1; the third resistor R3 and the fourth resistor R4 are connected with the negative terminal or the positive terminal of the differential pair through a second selection switch J2; when the first selection switch J1 is connected to the positive terminal of the differential pair, the second selection switch J2 is connected to the negative terminal of the differential pair; when the first selection switch J1 is connected to the negative terminal of the differential pair, the second selection switch J2 is connected to the positive terminal of the differential pair;
the potential of the point connected between the first selection switch J1 and the first resistor R1 and the second resistor R2 is superimposed with the potential of the negative terminal or the positive terminal of the differential pair connected to the first selection switch J1 to be a first potential; the potential of the point connected between the second selection switch J2 and the third resistor R3 and the fourth resistor R4 is superimposed with the potential of the positive terminal or the negative terminal of the differential pair connected to the second selection switch J2 to be a second potential; the absolute value of the difference between the first potential and the second potential is less than or equal to 0.1V;
the potential is to ground.
In this specific embodiment, based on adjusting the common mode voltage after ac coupling of the long 0 or long 1 signal, and being capable of adapting to transmission of the long 0 or long 1 signal, two selection switches are adopted, inputs of the two selection switches are respectively connected to 2 different bias voltages, an output of each switch is respectively connected to a positive terminal and a negative terminal of a differential pair, the common mode voltage of a differential line is adjusted through the 2 different bias voltages, switching positions of the two selection switches are selected by controlling high and low levels of the inputs, so that a level of an input control signal is related to a level of an actual transmission signal, and automatic adjustment of dc imbalance is realized.
When the transmission signal is long 1, after the differential signal passes through the blocking capacitor, the common-mode voltage of the positive end of the differential pair is changed into a negative voltage, and the common-mode voltage of the negative end of the differential pair is changed into a positive voltage; when the transmission signal is 0, after the differential signal passes through the blocking capacitor, the common-mode voltage of the positive end of the differential pair becomes a positive voltage, and the common-mode voltage of the negative end of the differential pair becomes a negative voltage.
Specific example 2
On the basis of specific embodiment 1, when the transmission signal is long 1, after the differential signal passes through the dc blocking capacitor, the positive terminal of the differential pair is connected to the first selection switch J1, and the negative terminal of the differential pair is connected to the second selection switch J2; when the transmission signal is long 0, after the differential signal passes through the blocking capacitor, the negative end of the differential pair is connected with the first selection switch J1, and the positive end of the differential pair is connected with the second selection switch J2; the potential of the point connected between the first selection switch J1 and the first resistor R1 and the second resistor R2 is higher than the potential of the point connected between the second selection switch J2 and the third resistor R3 and the fourth resistor R4, the voltage difference of the common-mode voltage at the positive end and the negative end of the differential pair after superposition does not exceed 0.1V, and the differential pair is recovered to a direct current balance state.
Specific example 3
On the basis of specific embodiment 1, when the transmission signal is long 1, after the differential signal passes through the dc blocking capacitor, the negative terminal of the differential pair is connected to the first selection switch J1, and the positive terminal of the differential pair is connected to the second selection switch J2; when the transmission signal is long 0, after the differential signal passes through the blocking capacitor, the positive end of the differential pair is connected with the first selection switch J1, and the negative end of the differential pair is connected with the second selection switch J2; the potential of the point of connection between the first selection switch J1 and the first resistor R1 and the second resistor R2 is lower than the potential of the point of connection between the second selection switch J2 and the third resistor R3 and the fourth resistor R4, the voltage difference of the common-mode voltage at the positive end and the negative end of the differential pair after superposition does not exceed 0.1V, and the differential pair is recovered to a direct-current balance state.
Specific example 4
In addition to embodiments 1 to 3, as shown in fig. 1, in this embodiment, the pair of voltage dividing resistors divides +3.3V, the potential at the point connected between the first selection switch J1 and the first resistor R1 and the second resistor R2, and the potential at the point connected between the second selection switch J2 and the third resistor R3 and the fourth resistor R4 are all equal to or greater than 1.6V and equal to or less than 2.4V, and the absolute value of the potential difference between the two points is 0.4V ± 0.1V.
When the transmission signal length is 1, the common mode voltage of the positive end of the differential pair is changed to-0.2V and the common mode voltage of the negative end of the differential pair is changed to 0.2V after the differential signal passes through the blocking capacitor, and when the transmission signal length is 0, the common mode voltage of the positive end of the differential pair is changed to 0.2V and the direct current bias voltage of the negative end of the differential pair is changed to-0.2V after the differential signal passes through the blocking capacitor. Therefore, when the absolute value of the potential difference between the two points is 0.4V +/-0.1V, the absolute value of the difference between the first potential difference and the second potential difference is less than or equal to 0.1V, namely the voltage difference of the common mode voltage at the positive end and the negative end of the differential pair after superposition is not more than 0.1V, and the differential pair returns to a direct current balance state to the negative end.
Specific example 5
On the basis of specific embodiment 4, when the transmission signal is long 1, after the differential signal passes through the dc blocking capacitor, the positive terminal of the differential pair is connected to the first selection switch J1, and the negative terminal of the differential pair is connected to the second selection switch J2; when the transmission signal is long 0, after the differential signal passes through the blocking capacitor, the negative end of the differential pair is connected with the first selection switch J1, and the positive end of the differential pair is connected with the second selection switch J2; the potential of the point of connection between the first selection switch J1 and the first resistor R1 and the second resistor R2 is 2.2V ± 0.1V, and the potential of the point of connection between the second selection switch J2 and the third resistor R3 and the fourth resistor R4 is 1.8V ± 0.1V.
Specific example 6
On the basis of embodiment 5, the potential of the point of connection between the first selection switch J1 and the first resistor R1 and the second resistor R2 is 2.2V, and the potential of the point of connection between the second selection switch J2 and the third resistor R3 and the fourth resistor R4 is 1.8V.
Specific example 7
Based on embodiment 4, as shown in fig. 3, in this embodiment, the input control signal is high, the switch is selected as a2, the control signal is low, and the switch is selected as a 1. When the transmission signal is long 1, after the differential signal passes through the dc blocking capacitor, the negative terminal of the differential pair is connected to the first selection switch J1 (the first selection switch J1 is set to low level, and a1 thereof is turned on), and the positive terminal of the differential pair is connected to the second selection switch J2 (the second selection switch J2 is set to high level, and a2 thereof is turned on); when the transmission signal is long 0, after the differential signal passes through the dc blocking capacitor, the positive terminal of the differential pair is connected to the first selection switch J1 (the first selection switch J1 is set to high level, and a2 thereof is turned on), and the negative terminal of the differential pair is connected to the second selection switch J2 (the second selection switch J2 is set to low level, and a1 thereof is turned on); the potential of the point of connection between the first selection switch J1 and the first resistor R1 and the second resistor R2 is 1.8V ± 0.1V, and the potential of the point of connection between the second selection switch J2 and the third resistor R3 and the fourth resistor R4 is 2.2V ± 0.1V.
Specific example 8
On the basis of embodiment 7, the potential at the point of connection between the first selection switch J1 and the first resistor R1 and the second resistor R2 is 1.8V, and the potential at the point of connection between the second selection switch J2 and the third resistor R3 and the fourth resistor R4 is 2.2V.
Specific example 9
In one of embodiments 4 to 8, the absolute value of the potential difference between the two points is 0.4V.
Detailed description of example 10
In one of embodiments 1 to 9, the first selection switch J1 and/or the second selection switch J2 is a single-pole double-throw switch.
Claims (10)
1. An LVPECL signal alternating current coupling circuit comprises a driver and a receiver, wherein the negative pole and the positive pole of the driver are respectively connected with the negative pole and the positive pole of the receiver in a one-to-one correspondence mode through a negative pole blocking capacitor C1 and a positive pole blocking capacitor C2 to form a differential pair; the device also comprises a divider resistor pair: first resistor R1 and second resistor R2, and voltage dividing resistor pair: a third resistor R3 and a fourth resistor R4; the method is characterized in that:
the first resistor R1 and the second resistor R2 are connected with the negative terminal or the positive terminal of the differential pair through a first selection switch J1; the third resistor R3 and the fourth resistor R4 are connected with the negative terminal or the positive terminal of the differential pair through a second selection switch J2; when the first selection switch J1 is connected to the positive terminal of the differential pair, the second selection switch J2 is connected to the negative terminal of the differential pair; when the first selection switch J1 is connected to the negative terminal of the differential pair, the second selection switch J2 is connected to the positive terminal of the differential pair;
the potential of the point connected between the first selection switch J1 and the first resistor R1 and the second resistor R2 is superimposed with the potential of the negative terminal or the positive terminal of the differential pair connected to the first selection switch J1 to be a first potential; the potential of the point connected between the second selection switch J2 and the third resistor R3 and the fourth resistor R4 is superimposed with the potential of the positive terminal or the negative terminal of the differential pair connected to the second selection switch J2 to be a second potential; the absolute value of the difference between the first potential and the second potential is less than or equal to 0.1V; all of the above potentials are to ground.
2. The LVPECL signal AC-coupling circuit of claim 1, wherein: when the transmission signal is long 1, after the differential signal passes through the blocking capacitor, the positive end of the differential pair is connected with the first selection switch J1, and the negative end of the differential pair is connected with the second selection switch J2; when the transmission signal is long 0, after the differential signal passes through the blocking capacitor, the negative end of the differential pair is connected with the first selection switch J1, and the positive end of the differential pair is connected with the second selection switch J2; the potential of the point of connection between the first selection switch J1 and the first resistor R1 and the second resistor R2 is higher than the potential of the point of connection between the second selection switch J2 and the third resistor R3 and the fourth resistor R4.
3. The LVPECL signal AC-coupling circuit of claim 1, wherein: when the transmission signal is long 1, after the differential signal passes through the blocking capacitor, the negative end of the differential pair is connected with the first selection switch J1, and the positive end of the differential pair is connected with the second selection switch J2; when the transmission signal is long 0, after the differential signal passes through the blocking capacitor, the positive end of the differential pair is connected with the first selection switch J1, and the negative end of the differential pair is connected with the second selection switch J2; the potential at the point of connection between the first selection switch J1 and the first and second resistors R1 and R2 is lower than the potential at the point of connection between the second selection switch J2 and the third and fourth resistors R3 and R4.
4. The LVPECL signal AC-coupling circuit of claim 1, wherein: the voltage dividing resistor pair divides +3.3V, the potential of a point connected between the first selection switch J1 and the first resistor R1 and the second resistor R2, the potential of a point connected between the second selection switch J2 and the third resistor R3 and the fourth resistor R4 are all larger than or equal to 1.6V and smaller than or equal to 2.4V, and the absolute value of the potential difference between the two points is 0.4V +/-0.1V.
5. The LVPECL signal AC-coupling circuit of claim 4, wherein: when the transmission signal is long 1, after the differential signal passes through the blocking capacitor, the positive end of the differential pair is connected with the first selection switch J1, and the negative end of the differential pair is connected with the second selection switch J2; when the transmission signal is long 0, after the differential signal passes through the blocking capacitor, the negative end of the differential pair is connected with the first selection switch J1, and the positive end of the differential pair is connected with the second selection switch J2; the potential of the point of connection between the first selection switch J1 and the first resistor R1 and the second resistor R2 is 2.2V ± 0.1V, and the potential of the point of connection between the second selection switch J2 and the third resistor R3 and the fourth resistor R4 is 1.8V ± 0.1V.
6. The LVPECL signal AC-coupling circuit of claim 4, wherein: when the transmission signal is long 1, after the differential signal passes through the blocking capacitor, the negative end of the differential pair is connected with the first selection switch J1, and the positive end of the differential pair is connected with the second selection switch J2; when the transmission signal is long 0, after the differential signal passes through the blocking capacitor, the positive end of the differential pair is connected with the first selection switch J1, and the negative end of the differential pair is connected with the second selection switch J2; the potential of the point of connection between the first selection switch J1 and the first resistor R1 and the second resistor R2 is 1.8V ± 0.1V, and the potential of the point of connection between the second selection switch J2 and the third resistor R3 and the fourth resistor R4 is 2.2V ± 0.1V.
7. An LVPECL signal AC coupling circuit according to any one of claims 4 to 6, characterised in that: the absolute value of the potential difference between the two points is 0.4V.
8. The LVPECL signal AC-coupling circuit according to one of claims 1 to 6, characterized in that: the first selection switch J1 and/or the second selection switch J2 are single-pole double-throw switches.
9. Based on the selection control method of the AC coupling circuit of one of claims 1, 3, 4, 6, 7 and 8, when the transmission signal is long 1, the first selection switch J1 is controlled to connect the negative terminal of the differential pair, and the second selection switch J2 is controlled to connect the positive terminal of the differential pair; when the transmission signal is long 0, the first selection switch J1 is controlled to connect the positive terminal of the differential pair, and the second selection switch J2 is controlled to connect the negative terminal of the differential pair.
10. The selection control method of the AC coupling circuit according to one of claims 1, 2, 4, 5, 7 and 8, wherein when the transmission signal is long 1, the first selection switch J1 is controlled to connect the positive terminal of the differential pair, and the second selection switch J2 is controlled to connect the negative terminal of the differential pair; when the transmission signal is long 0, the first selection switch J1 is controlled to connect the negative terminal of the differential pair, and the second selection switch J2 is controlled to connect the positive terminal of the differential pair.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710670638.XA CN107465397B (en) | 2017-08-08 | 2017-08-08 | LVPECL signal alternating-current coupling circuit and selection control method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710670638.XA CN107465397B (en) | 2017-08-08 | 2017-08-08 | LVPECL signal alternating-current coupling circuit and selection control method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107465397A CN107465397A (en) | 2017-12-12 |
| CN107465397B true CN107465397B (en) | 2020-09-29 |
Family
ID=60547540
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710670638.XA Expired - Fee Related CN107465397B (en) | 2017-08-08 | 2017-08-08 | LVPECL signal alternating-current coupling circuit and selection control method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107465397B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101179269A (en) * | 2006-11-10 | 2008-05-14 | 中兴通讯股份有限公司 | Converting circuit of implementing difference level signal to single end level signal |
| CN201319605Y (en) * | 2008-12-23 | 2009-09-30 | 武汉烽火网络有限责任公司 | TTL signal switching piece of PECL electrical level light module |
| CN102122931A (en) * | 2010-11-01 | 2011-07-13 | 电子科技大学 | Bias matcher matched with quadrature modulator |
| CN106610305A (en) * | 2015-10-21 | 2017-05-03 | 于平 | Simulated channel of synthesis instrument |
-
2017
- 2017-08-08 CN CN201710670638.XA patent/CN107465397B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101179269A (en) * | 2006-11-10 | 2008-05-14 | 中兴通讯股份有限公司 | Converting circuit of implementing difference level signal to single end level signal |
| CN201319605Y (en) * | 2008-12-23 | 2009-09-30 | 武汉烽火网络有限责任公司 | TTL signal switching piece of PECL electrical level light module |
| CN102122931A (en) * | 2010-11-01 | 2011-07-13 | 电子科技大学 | Bias matcher matched with quadrature modulator |
| CN106610305A (en) * | 2015-10-21 | 2017-05-03 | 于平 | Simulated channel of synthesis instrument |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107465397A (en) | 2017-12-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4798618B2 (en) | Output circuit and semiconductor integrated circuit device | |
| US7893720B2 (en) | Bus low voltage differential signaling (BLVDS) circuit | |
| US10496591B2 (en) | Converting a mode controlling differential signal in a drive circuit and a driving method | |
| KR100943865B1 (en) | Isolation interface with capacitive barrier and method for transmitting a signal by means of such isolation interface | |
| US9832048B2 (en) | Transmitter circuit for and methods of generating a modulated signal in a transmitter | |
| CN109714234B (en) | Transceiver unit for transmitting data via a differential bus | |
| US9800235B2 (en) | Adaptive edge-rate boosting driver with programmable strength for signal conditioning | |
| MXPA98000634A (en) | Univer issuing device | |
| EP2453618B1 (en) | Power reduction in switched-current line-drivers | |
| CN107465397B (en) | LVPECL signal alternating-current coupling circuit and selection control method thereof | |
| TWI612771B (en) | Interface circuit with configurable variable supply voltage for transmitting signals | |
| CN106712765B (en) | PEC L transmitter interface circuit based on CMOS process | |
| US8988106B2 (en) | Voltage mode driver with current booster (VMDCB) | |
| CN108233957B (en) | Data transmitting method | |
| GB2497188A (en) | Power efficient high speed backplane driver circuit with high voltage swing | |
| CN105376127A (en) | A circuit system capable of increasing the noise margin of CAN bus signals | |
| CN110958031A (en) | RS485 receiver circuit, integrated circuit and transceiver | |
| CN102132538B (en) | Data communication circuit, transmitting device, receiving device, and transmitting/receiving system | |
| US20230231476A1 (en) | Driver circuit for low voltage differential signaling, lvds, line driver arrangement for lvds and method for operating an lvds driver circuit | |
| CN114564431B (en) | Hybrid transmit side driver and method of using the same | |
| CN109117403B (en) | Device for generating C _ PHY signal based on SERDES circuit | |
| CN107766278B (en) | High-speed serial interface receiver front-end circuit compatible with direct current/alternating current coupling | |
| CN210405271U (en) | Serial port signal modulation circuit | |
| CN113315504A (en) | SST driving structure | |
| US20220085810A1 (en) | Driver for a shared bus, in particular a lin bus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20200929 Termination date: 20210808 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |