CN107402714A - Method and serial flash for the write operation of serial flash - Google Patents
Method and serial flash for the write operation of serial flash Download PDFInfo
- Publication number
- CN107402714A CN107402714A CN201610338988.1A CN201610338988A CN107402714A CN 107402714 A CN107402714 A CN 107402714A CN 201610338988 A CN201610338988 A CN 201610338988A CN 107402714 A CN107402714 A CN 107402714A
- Authority
- CN
- China
- Prior art keywords
- write operation
- write
- data
- address
- written
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0638—Organizing or formatting or addressing of data
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
Abstract
The present invention, which provides a kind of method of write operation for serial flash and serial flash, methods described, to be included：Based on the write command once transmitted, treat that write address and data to be written carry out multiple write operation.The method and serial flash of write operation provided by the present invention for serial flash can once be ready to treat write command, treat write address and data to be written are used for multiple write operation, prepare once without each write operation, so as to save the time for preparing address and data, fast write operation is realized.
Description
Technical field
The present invention relates to serial storage technical field, in particular to a kind of side of the write operation for serial flash
Method and serial flash.
Background technology
At present, with flash memories (flash memory) for main flow non-volatile memory chip in embedded systems
It is an essential part, flash memory carries the important mission of storage built-in system software and user data.It is non-volatile
Flash chip ensure that software and user data after a power failure can be constant steadily in the long term.Compared to disk, flash memory has read-write
The advantages that performance is high, shockproof, low in energy consumption, encapsulation volume is compact.Flash memory is with its rich variety and relatively low cost nearly all
Embedded system in be all non-volatile memories scheme optimal selection.
Based on performance requirement, flash memory has a different structures, for example, using or non-structural flash memory (NORflash) and make
With with non-structural flash memory (NANDflash).Wherein, in NORflash series flash memories, two kinds of parallel port and serial ports generally connect
Mouthful.Wherein, serial flash memory sequential is simple, saves pin.Serial flash memory follows SPI (SPI) agreement, is controlled based on SPI
Device processed and operate.For serial flash, each of which write operation is required to controller transmission once command code, address sum
According to multiple write operations just need multiple send instructions code, address and data, so lose time very much.
The content of the invention
In view of the shortcomings of the prior art, on the one hand, the present invention provides a kind of method of write operation for serial flash, institute
The method of stating includes：Based on the write command once transmitted, treat that write address and data to be written carry out multiple write operation.
In one embodiment of the invention, it is described to treat write address and/or the data to be written in the multiple write operation
In change automatically with the number of write operation.
In one embodiment of the invention, the value for treating write address is described repeatedly in write operation with write operation
Number increases predetermined value automatically.
In one embodiment of the invention, the value for treating write address is described repeatedly in write operation with write operation
Number odd number or even number it is incremental.
In one embodiment of the invention, the value of the data to be written is described repeatedly in write operation with write operation
Number increases predetermined value automatically.
In one embodiment of the invention, the data to be written keep constant in the repeatedly write operation.
In one embodiment of the invention, it is described once transmit treat that write address and data to be written are used to described repeatedly write
First time write operation in operation, write address and data to be written are treated used in the write operation after the first time write operation
Based on it is described once transmit treat write address and data to be written and produce and pipe is carried out by the write command once transmitted
Reason.
On the other hand, the present invention also provides a kind of serial flash, the serial flash based on the write command once transmitted, treat
Write address and data to be written carry out multiple write operation.
In one embodiment of the invention, it is described to treat write address and/or the data to be written in the multiple write operation
In change automatically with the number of write operation.
In one embodiment of the invention, it is described once transmit treat that write address and data to be written are used to described repeatedly write
First time write operation in operation, write address and data to be written are treated used in the write operation after the first time write operation
Based on it is described once transmit treat write address and data to be written and produce and pipe is carried out by the write command once transmitted
Reason.
The method and serial flash of write operation provided by the present invention for serial flash can once be ready to be written
Instruct, treat that write address and data to be written are used for multiple write operation, prepare once without each write operation, prepare address so as to save
With the time of data, fast write operation is realized.
Brief description of the drawings
The drawings below of the present invention is used to understand the present invention in this as the part of the present invention.Shown in the drawings of this hair
Bright embodiment and its description, for explaining the principle of the present invention.
In accompanying drawing：
Fig. 1 shows the timing waveform of the existing write operation for serial flash；
Fig. 2 shows the timing waveform of the write operation for serial flash according to embodiments of the present invention；
Fig. 3 shows the state machine of the write operation for serial flash of the embodiment of the present invention；And
Fig. 4 shows the timing waveform of the write operation for serial flash under embodiment as shown in Figure 3.
Embodiment
In the following description, a large amount of concrete details are given to provide more thorough understanding of the invention.So
And it is obvious to the skilled person that the present invention can be able to without one or more of these details
Implement.In other examples, in order to avoid obscuring with the present invention, do not enter for some technical characteristics well known in the art
Row description.
It should be appreciated that the present invention can be implemented in different forms, and it should not be construed as being limited to what is proposed here
Embodiment.On the contrary, providing these embodiments disclosure will be made thoroughly and complete, and will fully convey the scope of the invention to
Those skilled in the art.
The purpose of term as used herein is only that description specific embodiment and not as the limitation of the present invention.Make herein
Used time, " one " of singulative, "one" and " described/should " be also intended to include plural form, unless context is expressly noted that separately
Outer mode.It is also to be understood that term " composition " and/or " comprising ", when in this specification in use, determining the feature, whole
Number, step, operation, the presence of element and/or part, but be not excluded for one or more other features, integer, step, operation,
The presence or addition of element, part and/or group.Herein in use, term "and/or" includes any and institute of related Listed Items
There is combination.
In order to thoroughly understand the present invention, detailed step and detailed structure will be proposed in following description, so as to
Explain technical scheme proposed by the present invention.Presently preferred embodiments of the present invention is described in detail as follows, but except these detailed descriptions
Outside, the present invention can also have other embodiment.
Serial flash is the NOR flash memory chip using spi bus of a kind of size and power consumption all very littles.SPI is called " four
Line " universal serial bus, for sequential data access.When being embedded into formula system and being used for code or parameter storage, serial flash
The wiring quantity needed on a printed circuit board is fewer than paralleling flash memory.Because serial flash is data serializing, required is defeated
Enter/output pin is fewer, each clock cycle only transmits a data.These characteristics help to reduce circuit board space, work(
Consumption and system totality cost.Therefore, serial flash is received in the design of embedded system and is widely applied.
As a kind of memory, the basic operational ways of serial flash are exactly to read (read), write (program) and wipe
(erase).For the write operation of serial flash, need to first carry out before writing and write enabled (write enable) instruction, writing
Enabled instruction will write enabled lock-bit (write enable latch after the completion of performing in the status register of serial flash
Bit, i.e. WEL) 1 value is set to, then the chip selection signal of master controller drags down, then sends write command, address value and number to be written successively
According to drawing high chip selection signal again afterwards, busy condition position (write in when writing in the status register of last serial flash
Progress bit, i.e. WIP) recover 0, then a write operation is completed.It is serial to dodge after write command is sent and draws high chip selection signal
Busy condition position WIP in the status register deposited can be set to 1 value always, and instruction write operation still performs in serial flash,
Until write operation is completed, WIP can just recover 0 value.
Fig. 1 shows the timing waveform of the existing write operation for serial flash.As shown in figure 1, in chip selection signal
After SCE is dragged down, under clock signal SCLK, for a write operation, serial input output SIO need transmit once command,
Location and data, then carry out write operation.For next write operation, send instructions, address and data again, then enter row write behaviour
Make.Just need repeatedly to transmit that is, each write operation is required to transmission once command, address and data, multiple write operations
Instruction code, address and data, so lose time very much.
In order to overcome above mentioned problem, the invention provides a kind of method of the write operation for serial flash, methods described
Including：Based on the write command once transmitted, treat that write address and data to be written carry out multiple write operation.
Fig. 2 shows the timing waveform of the write operation for serial flash according to embodiments of the present invention.Such as Fig. 2 institutes
Show, after chip selection signal SCE is dragged down, under clock signal SCLK, serial input output SIO only transmit once command, address and
Data, it is then based on the instruction, address and the data that once transmit and write for the first time, write ... and write for the last time for the second time
Deng.
As can be seen here, method provided by the present invention by multiple write commands, treat that write address and data to be written are once ready to,
Multiple write operation is combined execution, preparation instruction code/address/data during the write operation of serial flash can be saved
Time, so as to realize fast write operation.
In an embodiment of the present invention, the write command once transmitted is special write command, special is write by this
Instruction, can be managed to the address of subsequent write operation and data, determine the specific management method of address and data.
Exemplarily, what this was once transmitted treats that write address and data to be written are write for the first time in the repeatedly write operation
Operation, used in the write operation after first time write operation treat write address and data to be written based on this once transmit it is to be written
Address and data to be written and the write command that produces and once transmitted by this are managed.
In one embodiment, what this was once transmitted treats that write address and/or data to be written can in the repeatedly write operation
Changed automatically with the number with write operation.
For example, this once transmit treat write address and data to be written are respectively the first address and the first data, first ground
Location and the first data are used for first time write operation.When carrying out second of write operation, the address sum for second of write operation
According to based on the first address and the generation of the first data.For example, the first address generates the second address, the second data warp by certain computing
Cross certain computing and generate the second data.Second address and the second data can be used for second of write operation.Third time write operation,
Four write operations ... until the process of last time write operation by that analogy.So, only by the instruction that once transmits,
Location and data can carry out multiple write operation.Wherein, the number of write operation can be set according to demand.
It is worth noting that, although the address for first time write operation and second of write operation is referred to as the first ground herein
Location and the second address, it is not intended that the first address and the second address must be different addresses, on the contrary, the first address and
Second address can also be identical address.Similarly, although herein by for first time write operation and second write operation
Address is referred to as the first data and the second data, it is not intended that the first data and the second data must be different data,
On the contrary, the first data and the second data can also be identical data.Can basis for the address of each write operation and data
Demand is arbitrarily set.
In one example, treat the value of write address in the repeatedly write operation can with write operation number odd number or
Even number it is incremental.For example, the first address for first time write operation is address:1, second for second of write operation
Address is address:3, the 3rd address for third time write operation is address:5, the N for n-th write operation
Location is address:2N-1, wherein N are natural number.For another example, the first address for first time write operation is address:0, use
In the second address of second of write operation be address:2, the 3rd address for third time write operation is address:4, use
In the N addresses of n-th write operation be address:2N, wherein N are natural number.
In another example, treat that the value of write address can be automatic with the number of write operation in the repeatedly write operation
Increase predetermined value.For example, the first address for first time write operation is address:0, second for second of write operation
Address is address:1, the 3rd address for third time write operation is address:2, the N for n-th write operation
Location is address:N-1, wherein N are natural number.
Similarly, the value of data to be written can be with the number of write operation in the repeatedly write operation in one example
Automatic increase predetermined value.
In one example, the first data for first time write operation are ' data0 ', for second of write operation
Two data are ' data1 '=' data0 '+1, the 3rd data for third time write operation be ' data2 '=' data0 '+2, use
Being ' datan '=in the Nth data of n-th write operation, ' data0 '+N-1, wherein N is natural number.
In another example, data to be written keep constant in the repeatedly write operation.Such as each write operation,
Data to be written are all identical with the first data, that is, are ' data0 ', or be 55aa etc..
Fig. 3 shows the state machine of the write operation for serial flash of the embodiment of the present invention.As shown in figure 3, opened in SPI
After beginning, it is followed successively by write command state, address state, data mode followed by writes, return to SPI afterwards and restart.Or from SPI
Other options after beginning.Wherein, address state can be added by the write command once transmitted by address administration, such as automatically
1；Data mode can also be by the write command that once transmits by data management, for write operation next time.
Fig. 4 shows the timing waveform of the write operation for serial flash under embodiment as shown in Figure 3.Such as Fig. 4 institutes
Show, after chip selection signal SCE is dragged down, under clock signal SCLK, serial input output SIO only transmit once command, address and
Data, it is then based on the instruction, address and the data that once transmit and write for the first time, write ... and write for the last time for the second time
Deng.Wherein, when carrying out first time write operation, address address:0, data data:0；Carrying out second of write operation
When, address address:1, data data:1；... when carrying out last time write operation, address address:N, number
According to for data:n.
As can be seen here, the method for the write operation for serial flash based on above-described embodiment is by multiple write commands, to be written
Address and data to be written are once ready to, and multiple write operation is combined into execution, can save the write operation in serial flash
The time of period preparation instruction code/address/data, so as to realize fast write operation.
Although it is worth noting that, above embodiment illustrates specific address and data used in write operation,
They are merely illustrative, and those of ordinary skill in the art can arbitrarily set address and data as needed.
According to another aspect of the present invention, a kind of serial flash is also provided, the serial flash is write based on what is once transmitted
Instruct, treat that write address and data to be written carry out multiple write operation.
In an embodiment of the present invention, the write command once transmitted is special write command, special is write by this
Instruction, can be managed to the address of subsequent write operation and data, determine the specific management method of address and data.
Exemplarily, what this was once transmitted treats that write address and data to be written are write for the first time in the repeatedly write operation
Operation, used in the write operation after first time write operation treat write address and data to be written based on this once transmit it is to be written
Address and data to be written and the write command that produces and once transmitted by this are managed.
In one embodiment, what this was once transmitted treats that write address and/or data to be written can in the repeatedly write operation
Changed automatically with the number with write operation.
For example, this once transmit treat write address and data to be written are respectively the first address and the first data, first ground
Location and the first data are used for first time write operation.When carrying out second of write operation, the address sum for second of write operation
According to based on the first address and the generation of the first data.For example, the first address generates the second address, the second data warp by certain computing
Cross certain computing and generate the second data.Second address and the second data can be used for second of write operation.Third time write operation,
Four write operations ... until the process of last time write operation by that analogy.So, only by the instruction that once transmits,
Location and data can carry out multiple write operation.Wherein, the number of write operation can be set according to demand.
It is worth noting that, although the address for first time write operation and second of write operation is referred to as the first ground herein
Location and the second address, it is not intended that the first address and the second address must be different addresses, on the contrary, the first address and
Second address can also be identical address.Similarly, although herein by for first time write operation and second write operation
Address is referred to as the first data and the second data, it is not intended that the first data and the second data must be different data,
On the contrary, the first data and the second data can also be identical data.Can basis for the address of each write operation and data
Demand is arbitrarily set.
In one example, treat the value of write address in the repeatedly write operation can with write operation number odd number or
Even number it is incremental.
In another example, treat that the value of write address can be automatic with the number of write operation in the repeatedly write operation
Increase predetermined value.
Similarly, the value of data to be written can be with the number of write operation in the repeatedly write operation in one example
Automatic increase predetermined value.
In another example, data to be written keep constant in the repeatedly write operation.
Those of ordinary skill in the art can combine the specific reality for the method for being previously described the write operation for serial flash
The write operation process that example understands serial flash according to embodiments of the present invention is applied, and the specific of serial flash is set based on the process
Structure operates to serial flash.
Although describing above-mentioned example embodiment by reference to accompanying drawing, it should be understood that above-mentioned example embodiment is only example
Property, and be not intended to limit the scope of the invention to this.Those of ordinary skill in the art can carry out various change wherein
Become and change, be made without departing from the scope of the present invention and spiritual.All such changes and modifications are intended to be included in appended right will
Ask within required the scope of the present invention.
Those of ordinary skill in the art are it is to be appreciated that the list of each example described with reference to the embodiments described herein
Member and algorithm steps, it can be realized with the combination of electronic hardware or computer software and electronic hardware.These functions are actually
Performed with hardware or software mode, application-specific and design constraint depending on technical scheme.Professional and technical personnel
Described function can be realized using distinct methods to each specific application, but this realization is it is not considered that exceed
The scope of the present invention.
In the specification that this place provides, numerous specific details are set forth.It is to be appreciated, however, that the implementation of the present invention
Example can be put into practice in the case of these no details.In some instances, known method, structure is not been shown in detail
And technology, so as not to obscure the understanding of this description.
Similarly, it will be appreciated that in order to simplify the present invention and help to understand one or more of each inventive aspect,
To the present invention exemplary embodiment description in, each feature of the invention be grouped together into sometimes single embodiment, figure,
Or in descriptions thereof.However, the method for the invention should be construed to reflect following intention：It is i.e. claimed
Application claims features more more than the feature being expressly recited in each claim.More precisely, such as corresponding power
As sharp claim reflects, its inventive point is the spy that can use all features less than some disclosed single embodiment
Levy to solve corresponding technical problem.Therefore, it then follows thus claims of embodiment are expressly incorporated in this specific
Embodiment, wherein each claim is in itself as separate embodiments of the invention.
It will be understood to those skilled in the art that in addition to mutually exclusive between feature, any combinations pair can be used
All features and so disclosed any method disclosed in this specification (including adjoint claim, summary and accompanying drawing)
Or all processes or unit of equipment are combined.Unless expressly stated otherwise, this specification (including adjoint right will
Ask, make a summary and accompanying drawing) disclosed in each feature can be replaced by the alternative features for providing identical, equivalent or similar purpose.
In addition, it will be appreciated by those of skill in the art that although some embodiments described herein include other embodiments
In included some features rather than further feature, but the combination of the feature of different embodiments means in of the invention
Within the scope of and form different embodiments.For example, in detail in the claims, embodiment claimed it is one of any
Mode it can use in any combination.
The foregoing is only a specific embodiment of the invention or the explanation to embodiment, protection of the invention
Scope is not limited thereto, any one skilled in the art the invention discloses technical scope in, can be easily
Expect change or replacement, should all be included within the scope of the present invention.Protection scope of the present invention should be with claim
Protection domain is defined.
Claims (10)
1. a kind of method of write operation for serial flash, it is characterised in that methods described includes：Write based on what is once transmitted
Instruct, treat that write address and data to be written carry out multiple write operation.
2. according to the method for claim 1, it is characterised in that described to treat write address and/or the data to be written described
Change automatically with the number of write operation in multiple write operation.
3. according to the method for claim 2, it is characterised in that the value for treating write address it is described repeatedly in write operation with
The number of write operation increases predetermined value automatically.
4. according to the method for claim 2, it is characterised in that the value for treating write address it is described repeatedly in write operation with
It is with number odd number or the even number of write operation incremental.
5. according to the method described in any one of claim 2-4, it is characterised in that the value of the data to be written is described more
Increase predetermined value automatically with the number of write operation in secondary write operation.
6. according to the method described in any one of claim 2-4, it is characterised in that the data to be written are repeatedly write described
Kept in operation constant.
7. according to the method for claim 1, it is characterised in that it is described once transmit treat that write address and data to be written are used for
The repeatedly first time write operation in write operation, write address is treated used in the write operation after the first time write operation
With data to be written based on it is described once transmit treat write address and data to be written and produce and by it is described once transmit write finger
Order is managed.
A kind of 8. serial flash, it is characterised in that the serial flash based on the write command once transmitted, treat write address and to be written
Data carry out multiple write operation.
9. serial flash according to claim 8, it is characterised in that described to treat that write address and/or the data to be written exist
Change automatically with the number of write operation in the repeatedly write operation.
10. serial flash according to claim 8, it is characterised in that it is described once transmit treat write address and number to be written
According to for the repeatedly first time write operation in write operation, treated used in the write operation after the first time write operation
Write address and data to be written based on it is described once transmit treat write address and data to be written and produce and once transmitted by described
Write command be managed.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610338988.1A CN107402714B (en) | 2016-05-20 | 2016-05-20 | Method for writing operation of serial flash memory and serial flash memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610338988.1A CN107402714B (en) | 2016-05-20 | 2016-05-20 | Method for writing operation of serial flash memory and serial flash memory |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107402714A true CN107402714A (en) | 2017-11-28 |
| CN107402714B CN107402714B (en) | 2020-06-02 |
Family
ID=60389651
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610338988.1A Active CN107402714B (en) | 2016-05-20 | 2016-05-20 | Method for writing operation of serial flash memory and serial flash memory |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107402714B (en) |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030182533A1 (en) * | 2002-02-21 | 2003-09-25 | Stmicroelectronics S.R.I. | Method of writing a group of data bytes in a memory and memory device |
| US20070083705A1 (en) * | 2005-10-07 | 2007-04-12 | Hitachi Global Storage Technologies Netherlands B.V. | Functional test method and functional test apparatus for data storage devices |
| CN101135951A (en) * | 2006-09-01 | 2008-03-05 | 佳能株式会社 | Data output apparatus, memory system, data output method, and data processing method |
| US20090113118A1 (en) * | 2007-10-26 | 2009-04-30 | Sunplus Technology Co., Ltd. | Memory module and control method of serial peripheral interface using address cache |
| CN101458673A (en) * | 2007-12-11 | 2009-06-17 | 凌阳科技股份有限公司 | Internal memory module of sequence transmission interface for quick access by address, sequence transmission controller and control method |
| CN101819560A (en) * | 2009-02-27 | 2010-09-01 | 杭州晟元芯片技术有限公司 | Method and device for executing program of SPI interface memory |
| CN103092806A (en) * | 2013-01-18 | 2013-05-08 | 青岛海信宽带多媒体技术有限公司 | Data transmission method and data transmission system based on serial peripheral interface (SPI) data transmission timing sequences |
-
2016
- 2016-05-20 CN CN201610338988.1A patent/CN107402714B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030182533A1 (en) * | 2002-02-21 | 2003-09-25 | Stmicroelectronics S.R.I. | Method of writing a group of data bytes in a memory and memory device |
| US20070083705A1 (en) * | 2005-10-07 | 2007-04-12 | Hitachi Global Storage Technologies Netherlands B.V. | Functional test method and functional test apparatus for data storage devices |
| CN101135951A (en) * | 2006-09-01 | 2008-03-05 | 佳能株式会社 | Data output apparatus, memory system, data output method, and data processing method |
| US20090113118A1 (en) * | 2007-10-26 | 2009-04-30 | Sunplus Technology Co., Ltd. | Memory module and control method of serial peripheral interface using address cache |
| CN101458673A (en) * | 2007-12-11 | 2009-06-17 | 凌阳科技股份有限公司 | Internal memory module of sequence transmission interface for quick access by address, sequence transmission controller and control method |
| CN101819560A (en) * | 2009-02-27 | 2010-09-01 | 杭州晟元芯片技术有限公司 | Method and device for executing program of SPI interface memory |
| CN103092806A (en) * | 2013-01-18 | 2013-05-08 | 青岛海信宽带多媒体技术有限公司 | Data transmission method and data transmission system based on serial peripheral interface (SPI) data transmission timing sequences |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107402714B (en) | 2020-06-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105573800B (en) | A kind of veneer or multi-slab and online updating method based on ZYNQ | |
| CN101828175B (en) | System and method for setting access and modification for synchronous serial interface NAND | |
| KR100899242B1 (en) | Memory system and method of writing into nonvolatile semiconductor memory | |
| CN105359120B (en) | The memory and controller of multiple PCIE link widths are supported using double PHY | |
| CN103092810B (en) | Processor, the method to processor programming and electronic equipment | |
| CN100367218C (en) | Multi-kernel parallel first-in first-out queue processing system and method | |
| CN110083554A (en) | For configuring the device and method of the I/O of the memory of mixing memory module | |
| CN204537117U (en) | A kind of FPGA remote online upgrade-system based on microprocessor | |
| CN102915274A (en) | Memory device | |
| CN109656833B (en) | Data storage device | |
| DE102018123978A1 (en) | METHOD AND DEVICE FOR MEMORY CONTROLLER RECOGNITION OF PROVIDER-SPECIFIC NON-VOLATILE MEMORY DEVICES | |
| CN109753458A (en) | Storage equipment and Memory Controller including multiple data rates memory devices | |
| CN109697017A (en) | Data memory device and non-volatile formula memory operating method | |
| CN105892350B (en) | The electronic equipment and its method communicated between micro controller unit and primary processor | |
| CN207264382U (en) | The chip and system of field programmable gate array multi version configuration | |
| CN104461796B (en) | JTAG debugging modules and adjustment method for embedded 8051CPU | |
| CN101685428B (en) | Memory system and method | |
| CN205983448U (en) | A control chip and solid state hard drives for solid state hard drives | |
| CN107402714A (en) | Method and serial flash for the write operation of serial flash | |
| CN107861775A (en) | A kind of SSD starts control device and method | |
| CN108920299A (en) | Storage medium | |
| CN206058176U (en) | A kind of automobile-used BootLoader commissioning devices and test automobile | |
| CN206209364U (en) | Control circuit device based on DSP Yu FPGA | |
| CN103500585B (en) | A kind of control circuit and its control method for being used to control single programmable memory | |
| CN106547716B (en) | A kind of expansion bus configuration system and method towards low pin number |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |