CN107302321A - A kind of pulse current source based on combined method - Google Patents

A kind of pulse current source based on combined method Download PDF

Info

Publication number
CN107302321A
CN107302321A CN201710556247.5A CN201710556247A CN107302321A CN 107302321 A CN107302321 A CN 107302321A CN 201710556247 A CN201710556247 A CN 201710556247A CN 107302321 A CN107302321 A CN 107302321A
Authority
CN
China
Prior art keywords
amplitude
output
pulse
voltage
pulse current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201710556247.5A
Other languages
Chinese (zh)
Other versions
CN107302321B (en
Inventor
詹惠琴
古天祥
卿光明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of Electronic Science and Technology of China
Original Assignee
University of Electronic Science and Technology of China
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of Electronic Science and Technology of China filed Critical University of Electronic Science and Technology of China
Priority to CN201710556247.5A priority Critical patent/CN107302321B/en
Publication of CN107302321A publication Critical patent/CN107302321A/en
Application granted granted Critical
Publication of CN107302321B publication Critical patent/CN107302321B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/53Generators characterised by the type of circuit or by the means used for producing pulses by the use of an energy-accumulating element discharged through the load by a switching device controlled by an external signal and not incorporating positive feedback
    • H03K3/57Generators characterised by the type of circuit or by the means used for producing pulses by the use of an energy-accumulating element discharged through the load by a switching device controlled by an external signal and not incorporating positive feedback the switching device being a semiconductor device

Landscapes

  • Amplifiers (AREA)

Abstract

The invention discloses a kind of pulse current source based on combined method, using an amplitude adjustable constant-flow module according to the adjustable pulse current of amplitude for setting output pulse current amplitude low level to export low level, using multiple fixed amplitude output constant current modules, according to the pulse current for setting output pulse current amplitude high position output 0 to be fixed to multiple amplitudes, then, the pulse current that the adjustable pulse current of the amplitude of low level is fixed with amplitude is overlapped, obtain setting amplitude, set the pulse current of pulsewidth, so reduce FET power consumption in voltage controlled current source.Simultaneously, because constant flow module all derivative compensation voltage controlled current sources in parallel with main voltage controlled current source by a main voltage controlled current source and one are constituted, pass through differential of the derivative compensation voltage controlled current source for voltage-controlled voltage signal, obtain a spike electric current, so that the pulse current rising edge of final output is compensated, chopped pulse current rise time, improve the quality of output waveform.

Description

A kind of pulse current source based on combined method
Technical field
The invention belongs to signal generation technology field, more specifically, it is related to a kind of pulse current based on combined method Source.
Background technology
With the continuous progress of the basic subjects such as Power Electronic Technique, pulse current source development is very fast, and by defeated Go out current amplitude, pulsewidth and quickly capture phase in a wide range of interior adjustable, compact conformation, reliable operation and the low advantage of maintenance cost Close the market of application field.These pulse current product-deriveds are widely used in the fields such as test, industry and military affairs and played Very important effect.
The rise time of pulsed current signal is the important parameter for weighing pulse current waveform quality, is influence pulse current The important parameter of system output performance where source;Simultaneously for high current, the power consumption of FET is larger, how chopped pulse Current rise time and power consumption for reducing FET is the important topic studied at present.
The content of the invention
It is an object of the invention to overcome the deficiencies in the prior art, a kind of pulse current source based on combined method is proposed, While reducing FET power consumption in voltage controlled current source, chopped pulse current rise time.
For achieving the above object, the pulse current source of the invention based on combined method, it is characterised in that including:
One amplitude adjustable constant-flow module, for according to setting amplitude low level voltage, the adjustable pulse current of output amplitude;
Multiple fixed amplitude output constant current modules, for exporting the pulse current that an amplitude is fixed respectively;
One constant flow module gates controlling switch, for selecting reference voltage to be input to accordingly according to high-order gate control signal Fixed amplitude output constant flow module so that output amplitude fix pulse current, according to low level gate control signal gate Amplitude low level voltage is set to amplitude adjustable constant-flow module, the adjustable pulse current of output amplitude;
One control circuit, for according to setting output pulse current amplitude high-order, being converted to corresponding fixed amplitude output permanent The selective value of flow module, the selective value is carried out with operating with pulse-width control signal respectively, the high-order gate control signal of output, together When, it regard pulse-width control signal as low level gate control signal;
One amplitude voltage modular converter, pulse current amplitude low level is exported according to setting, output setting amplitude low level voltage;
The amplitude adjustable constant-flow module includes a main voltage controlled current source and one in parallel with main voltage controlled current source Derivative compensation voltage controlled current source, main voltage controlled current source is according to the correspondingly sized pulse electricity of selection setting amplitude low level voltage output Stream, voltage signal when derivative compensation voltage controlled current source is to setting amplitude low level voltage gating carries out differential, output spike pulse Electric current, and be added on the pulse current of main voltage controlled current source output, obtain the adjustable pulse current of amplitude;
The multiple fixed amplitude output constant current module includes a main voltage controlled current source and one and main voltage-controlled perseverance Stream source derivative compensation voltage controlled current source in parallel, main voltage controlled current source is according to the correspondingly sized pulse electricity of selection reference voltage output Stream, voltage signal when derivative compensation voltage controlled current source is gated to reference voltage carries out differential, output spike pulse current, and folds On the pulse current for being added to main voltage controlled current source output, the pulse current of amplitude fixation is obtained;
The pulse current that the adjustable pulse current of amplitude is fixed with each amplitude is overlapped, and obtains setting amplitude, setting The pulse current of pulsewidth.
The object of the present invention is achieved like this.
Pulse current source of the invention based on combined method, pulse is exported using an amplitude adjustable constant-flow module according to setting Current amplitude low level exports the adjustable pulse current of amplitude of low level, using multiple fixed amplitude output constant current modules, according to setting The pulse current that output pulse current amplitude high position output 0 is fixed to multiple amplitudes is put, it is then, the amplitude of low level is adjustable The pulse current that pulse current is fixed with amplitude is overlapped, and is obtained setting amplitude, is set the pulse current of pulsewidth, so, often The pulse current of individual voltage controlled current source can be in a smaller limit value, so as to reduce FET work(in voltage controlled current source Consumption.Simultaneously as constant flow module is all by a main voltage controlled current source and a derivative compensation in parallel with main voltage controlled current source Voltage controlled current source is constituted, and by differential of the derivative compensation voltage controlled current source for voltage-controlled voltage signal, obtains a spike Electric current so that the pulse current rising edge of final output is compensated, and chopped pulse current rise time, improves output waveform Quality.
Brief description of the drawings
Fig. 1 is pulse current source a kind of embodiment theory diagram of the invention based on combined method;
Fig. 2 is the circuit theory schematic diagram of control circuit shown in Fig. 1;
Fig. 3 is the schematic block circuit diagram of the module of fixed amplitude output constant current shown in Fig. 1;
Fig. 4 is output pulse signal ripple in the module of fixed amplitude output constant current shown in Fig. 3 before and after superposition derivative compensation electric current Shape figure;
Fig. 5 is the physical circuit principle schematic of the module of fixed amplitude output constant current shown in Fig. 3;
Fig. 6 is the pulse voltage control signal waveform signal of amplifier in-phase end input in main voltage controlled current source shown in Fig. 5 Figure;
Fig. 7 is voltage controlled current source homophase input terminal voltage Up, output end voltage UGWith output current Id relation schematic diagram;
Fig. 8 is low current absorbing circuit schematic diagram;
Fig. 9 is to absorb output pulse current waveform figure before and after low current;
Figure 10 is derivative equalizer schematic diagram shown in Fig. 3;
Figure 11 is derivative equalizer output waveform figure shown in Figure 10;
Figure 12 is the output waveform figure of derivative equalizer each point shown in Figure 10;
Figure 13 is load two ends pulse voltage and rising edge oscillogram when output pulse current is 2.50A;
Figure 14 is load two ends pulse voltage and rising edge oscillogram when output pulse current is 5.00A;
Figure 15 is load two ends pulse voltage and rising edge oscillogram when output pulse current is 9.00A.
Embodiment
The embodiment to the present invention is described below in conjunction with the accompanying drawings, so as to those skilled in the art preferably Understand the present invention.Requiring particular attention is that, in the following description, when known function and design detailed description perhaps When can desalinate the main contents of the present invention, these descriptions will be ignored herein.
Fig. 1 is pulse current source a kind of embodiment theory diagram of the invention based on combined method.
In the present embodiment, the present invention is by the way that combined method output amplitude 0-9.99A is adjustable, pulsewidth 0-99.99ms is adjustable Pulse current.The output of so-called combined method is by by multiple fixed amplitude output constant current source modules and an amplitude adjustable constant-flow Module is combined realization output amplitude adjustable pulse electric current output scheme according to certain rule, and pulse is exported using combined method Power consumption on FET can be not only dispersed on many pipes by electric current, and due to the pulse current of output amplitude fixation Generation module is present, and also allows for the regulation to exporting pulse current rising edge.
In the present embodiment, as shown in figure 1, the pulse current source of the invention based on combined method includes amplitude adjustable constant-flow mould Block 1, four fixed amplitude output constant current modules 2, constant flow module gating controlling switch 3, control circuit 4, amplitude voltage moduluss of conversion Block 5, amplitude set dial-up dish 6, pulsewidth to set dial-up dish 7, pulse width conversion module 8.
Wherein, amplitude sets the low level amplitude toggle switch of dial-up dish 6 to be that tenths, hundredths are output as setting output arteries and veins Current amplitude low level is rushed, obtains setting amplitude low level voltage by amplitude voltage modular converter 5, the voltage is defeated in control circuit 4 Under the low level gate control signal control gone out, controlling switch 3 is gated by constant flow module and is input to amplitude adjustable constant-flow module 1, The adjustable pulse current of final output 0.99A amplitudes.
Amplitude sets the high-order amplitude toggle switch of dial-up dish 6 to be that a position output sets output pulse current amplitude high-order, In control circuit 4, selective value i.e. bit code value Y4, Y3, Y2, Y1 of corresponding fixed amplitude output constant current module is converted to, should Selective value Y4, Y3, Y2, Y1 respectively with pulse-width control signalCwCarry out with operation, the high-order gate control signal K4 of output, K3, K2, K1, meanwhile, it regard pulse-width control signal as low level gate control signal K0.
Constant flow module gates controlling switch 3 and selects reference voltage to be input to corresponding fixation according to high-order gate control signal The constant flow module 2 of amplitude output, so that the pulse current that output amplitude is fixed
The pulse current that the adjustable pulse current of amplitude is fixed with each amplitude is overlapped, and obtains setting amplitude, setting The pulse current of pulsewidth.
In the present embodiment, as shown in figure 1, the working condition of pulse current source is controlled by control circuit 4, circuit 4 is controlled 5 road gate control signal K4, K3, K2, K1, K0 are produced, 4 fixed amplitude output constant current modules 2 and an amplitude are controlled respectively The working condition of adjustable constant-flow module 1.The wherein 4 exportable amplitudes of fixed amplitude output constant current module 2 be respectively 2A, 4A, 2A, 1A pulse current, if it is the whole of 0-9A that 4 fixed amplitude output constant current modules 2 can be obtained into amplitude by certain rule combination Numerical value pulse current.Finally all the way amplitude adjustable constant-flow module 1 can according to tenths, hundredths output amplitude 0-0.99A it Between adjustable pulse current, be superimposed upon 4 fixed amplitude output constant current modules 2 and combined on the integer value electric current of output Generation amplitude is the adjustable pulse currents of 0-9.99A.Output pulse current amplitude I can be represented by the formula:
Ki=0 or 1 (Ki=0 represents to switch off, Ki=1 represents switch closure)
I0=0-0.99A, I1=1A, I2=2A, I3=4A, I4=2A
Work as KiWhen being gated in mode shown in table 1, pulse current source can the adjustable pulse currents of output amplitude 0-9.99A.
Table 1
For example, when pulse current source wants the pulse current that output amplitude is 5.16A, K4=0, K3=1, K2=only need to be set 0, K1=1, K0=1, and make I0=0.16A, can so be obtained according to formula (2-1):
Below by respectively to control circuit, amplitude adjustable constant-flow module, four fixed amplitude output constant current modules and just Negative compensation is introduced.
1st, circuit is controlled
In the present embodiment, the amplitude constituted using three 8421 toggle switch as amplitude toggle switch sets dial-up dish 6 are respectively intended to set amplitude position, tenths and percentiles.Dial-up is set as pulsewidth using four 8421 toggle switch The pulsewidth of switch composition sets dial-up dish 7 to be respectively intended to set pulsewidth ten, individual position, tenths and percentiles.Control electricity It is responsible on road 4 Every code value Y4, Y3, Y2, Y1, the selective value Y4, Y3, Y2, Y1 respectively with pulse-width control signalCwCarry out and operation, output height Position gate control signal K4, K3, K2, K1, meanwhile, it regard pulse-width control signal as low level gate control signal K0.
The circuit theory diagrams that five road gate control signal K4, K3, K2, K1 and K0 are produced are as shown in Figure 2.
By in amplitude toggle switch, the toggle switch for setting output pulse current amplitude position is that highest order amplitude is dialled 8421 yards of every code value D, C, B, A of code switch output are to set output pulse current amplitude high-order, are turned after logical operation 2421 yards of every code value Y4, Y3, Y2, Y1 are turned to carry out with high level width and arranges value identical pulse-width control signal Cw respectively With exporting gate control signal K4, K3, K2, K1 as each fixed amplitude output constant current module after computing, and 0-0.99A is adjustable The gate control signal K0 of constant-current source output module then for pulse-width control signal Cw in itself, code value conversion before and after and final output Control signal corresponding table it is as shown in table 2.
Table 2
In addition pulse-width control signal Cw is produced by pulse width conversion module 8, and four pulsewidths are set into what toggle switch was exported 8421 code values put the input signal at several ends as four cascade decimal subtraction counters, are subtracted by the clock to 100KHz Method is counted, and is realized when setting pulsewidth code value to change in 0000-9999, accurate timing 0-99.99ms, and made using signal is borrowed Make its output state occur upset to obtain the adjustable pulse-width control signal Cw of 0-99.99ms for d type flip flop trigger signal.
2nd, four fixed amplitude output constant current module compositions
In the present embodiment, as shown in figure 1, (being it because the structure of four fixed amplitude output constant current modules 2 is identical In amplitude regulating circuit there is difference in gain), therefore the generation process of pulse current is introduced by taking one of module as an example And the circuit design of lifting output pulse current rising edge.In addition, amplitude adjustable constant-flow module 1 and four fixed amplitudes are exported The structure of constant flow module 2 is in addition to amplitude regulation circuit, and other structures are also identical, meanwhile, can be by amplitude adjustable constant-flow module 1 It is considered as the special case that gain is 1.Its principle is not introduced individually.
In the present embodiment, as shown in figure 3, fixed amplitude output constant current module 2 includes main voltage controlled current source 201, differential Compensation circuit 202 and the compensation composition derivative compensation of voltage controlled current source 203 voltage controlled current source, amplitude adjust circuit 204 and negative Offset voltage switch 205.
Positive offset voltage V+ is linked into amplitude by a resistance R1 as the input of main voltage controlled current source and adjusts circuit 204 Input, reference voltage (reference voltage) Vref by a resistance R2 be linked into constant flow module gate controlling switch 3, in height When position gate control signal is high level, the input that amplitude adjusts circuit 204 is connected to, is low in high-order gate control signal During level, constant flow module gates the input end grounding that controlling switch 3 adjusts amplitude in circuit 204;Meanwhile, positive offset voltage V- leads to An adjustable resistance R3 is crossed, negative offset voltage switch 205 is linked into, when negative compensating control signal is high level, width is connected to The input of value regulation circuit 204, when negative compensating control signal is low level, amplitude is adjusted electricity by negative offset voltage switch 205 The input end grounding on road 204.
In the present embodiment, as shown in figure 1, reference voltage Vref and negative offset voltage V- then by negative compensating control signal and Each road high position gate control signal Kx (x=1,2,3,4) control, main voltage controlled current source 201 is inputted after adjusting circuit 204 through amplitude And the input of derivative equalizer 202;
Wherein main voltage controlled current source 201 is the core circuit of pulse current output, and when the timing of reference resistance one, it exports arteries and veins Current amplitude, pulsewidth is rushed to be determined by input reference voltage magnitude, pulsewidth.In the present embodiment, it is 4 groups of fixed amplitude output constant currents Module provides amplitude identical reference voltage Vref, to realize that output current amplitude is respectively 2A, 4A, 2A, 1A purpose, is opening It is per voltage controlled current source main all the way and one to adjust circuit 204 using reference voltage amplitude during closing K4, K3, K2 and K1 conducting The reference voltage V sdx (x=1,2,3,4) of amplitude needed for the derivative compensation voltage controlled current source in parallel with main voltage controlled current source is provided, Each fixed amplitude output constant current module 2 is set to export the pulse current of required amplitude.Positive and negative offset voltage is voltage-controlled based on FET in constant-current source 201, compensation voltage controlled current source 203 provides positive and negative offset voltage, so as to lift its opening speed, reaches To the purpose for shortening the output pulse current rise time, derivative compensation voltage controlled current source is output as spike electric current Idx', It is superimposed upon the rising edge that pulse current is then can compensate on the output pulse current Idx of main voltage controlled current source.
Then two i.e. tenths, hundredths output are logical after amplitude toggle switch for 0-0.99A amplitude adjustable constant-flows module 1 Cross D/A conversions to obtain after the adjustable reference voltage V sd0 of amplitude, amplitude adjustable constant-flow module input is sent into, so that output amplitude The adjustable pulse current between 0-0.99A.
Before and after Fig. 4 is superposition derivative compensation electric current in fixed amplitude output constant current module, output pulse signal rising edge Situation, it can be seen that the pulse current Idx rising edges only exported by main voltage controlled current source are not very precipitous, superposition derivative compensation electricity After a stream i.e. spike electric current Idx', final output pulse current Ix rising edges are compensated, and improve output waveform Quality.
2.1), main voltage controlled current source
Main voltage controlled current source 201 is the core circuit that pulse current is produced, and when the timing of reference resistance one, exports pulse current Amplitude is determined by input reference voltage (reference voltage) amplitude.And the pulsewidth of pulse current to FET then by ending, leading The control of logical state is realized.
When the grid to FET applies pulse voltage control signal, (high-order gate control signal selects reference voltage shape Into reference voltage is a negative voltage), i.e., when pulse voltage control signal is changed into negative, FET will be in pulse voltage control The trailing edge of signal, conducting state is changed into from cut-off state, because the formation of FET inner conductive tube passage needs a mistake Journey, so the conducting of FET is not to complete moment, its both end voltage has the process of a decline, and the electric current flowed through has one The process of individual rising, the time that this electric current rises is exactly the rise time of final output pulse current.So output pulse electricity The speed for flowing rising edge is relevant with switching tube conducting speed, and switching tube conducting is faster, and output pulse current rising edge is more precipitous.By The conduction loss overcome in FET from completely switched off state change to fully on state is larger, if in pulse width control The less negative offset voltage of an amplitude is provided to fet gate to be opened, then can be in pipe before signal processed Lightly conducting state, so when pulse voltage control signal (connection reference voltage) arrives, FET will be from lightly conducting state Change to fully on state, so as to improve the speed of FET conducting, shorten the rise time of output pulse current. Simultaneously in order to ensure FET trouble free service, carried in the non-effective level interval of pulse voltage control signal for fet gate For a positive voltage signal, FET can be caused to be in reliable cut-off state, it is ensured that pulse current source no current is produced.
In the present embodiment, pulse current source maximum output current ImaxFor 9.99A, maximum load resistance RLmaxFor 5 Ω, To allow main voltage controlled current source 201 to provide amplitude in gamut scope adjustable pulse current to load, therefore according to formula VA =ImaxRLmax+ 20V (20V is safe voltage allowance) can be calculated UAG=70V.
Amplifier U in main voltage controlled current source 201 serves as the effect for comparing amplification, is had according to its empty short and resolution:
VN=Vp=Vsdx
Then output current amplitude Idx is:
Idx=(UAG-Vsdx)/Rsd
Find out the amplitude of output current by reference voltage V sdx and reference resistance RsdDetermine, and it is unrelated with load change.Institute With when fixed-analog is with reference to ground voltage and the timing of reference resistance one, output current amplitude only with reference voltage is linear becomes Change.In the present embodiment, 4 fixed amplitude output constant current modules input amplitude identical reference voltage Vref, same by one Scaling circuit adjusts circuit 204 as amplitude, the reference voltage of amplitude for needed for being provided per main voltage controlled current source all the way Vsdx (x=1,2,3,4), so that output current amplitude is respectively 2A, 4A, 2A, 1A pulse current.
Electric capacity C1, C2 and C3 of diverse location have different adjustment effect to output pulse waveform in circuit.Filter capacitor C1 Smooth input pulse voltage can be played a part of, integral element electric capacity C2 can ensure output pulse waveform without concussion, without mistake Punching, waveform is smooth.Electric capacity C3 can improve circuit response speed, lift output pulse signal rising edge.Enter to hardware circuit Three capacitor's capacities need to be carefully adjusted during row debugging so that output pulse current waveform is smooth, and rising edge is precipitous.
In addition amplifier not only acts as the work of regulation electric current constant output as the important component of controlled constant-current source circuit The conducting and cut-off of FET are controlled so as to the adjustable pulse of output pulse width with fet gate driving source is also served as simultaneously Electric current.So the conducting speed of FET decides the rise time of output pulse current.If controlled constant-current source circuit is field Effect tube grid provides the more slow pulsed driving voltage of rising edge and can then directly affect the conducting speed of FET to increase Export the rise time of pulse current.Conversion rate SR is exactly used for describing big in the parameters of operational amplifier The maximum of amplifier output end voltage variable quantity within unit interval when amplitude signal is inputted, is the ginseng for weighing amplifier operating rate Number, can be expressed from the next.
By formula it can be seen that SR is bigger, represent that amplifier is better to the responding ability of the input signal of high speed change. It is amplifier is exported the precipitous fet gate control voltage of rising edge under the control of pulse reference voltage then in the design The amplifier that switching rate should be selected higher, by being contrasted to the output for using different model amplifier, in the present embodiment most Selection uses the high speed amplifier OP37, its conversion rate SR=17V/ μ s, open-loop gain A of ADI companies eventuallyod=1.8 × 106, it is full Sufficient pulse current source requirement of system design.
2.2), positive and negative compensation part
It can be seen that and just compensated during fixed amplitude output constant current module 2 works according to such as Fig. 5 circuit theory schematic diagrams Voltage V+ inputs the in-phase end of main voltage controlled current source 201 always, and negative offset voltage V- and reference voltage Vref are then by negative compensation Control signal and high-order gate control signal Kx controls, the main in-phase input end of voltage controlled current source 201 is inputted according to certain sequential.For Make FET lightly conducting before high-order gate control signal Kx arrives, such as Fig. 6 is provided to constant flow module gating controlling switch 3 (a) the negative compensating control signal shown in (b) and high-order gate control signal Kx:Negative compensating control signal is in high position gating control letter Number Kx is changed into before high level, is changed into high level in advance, after high-order gate control signal Kx is changed into low level, then is changed into low Level.And shown in in-phase proportion input amplifier voltage Vp such as Fig. 6 (c).
In Fig. 6 (c), V+'=(V+) Au, V-'=[(V-)+V+] Au, Vsdx=[Vref+(V-)+V+]·Au, wherein AuThe multiplication factor of in-phase proportion amplifying circuit, V-' and Vsdx be respectively during negative compensating control signal independent role with And produced during the gating signal Kx of negative compensating control signal and each pulse current generation module effects simultaneously by voltage superposition 's.
Because the main output end of voltage controlled current source 201 has voltage-regulator diode Dz presence, so defeated in only positive offset voltage It is fashionable, up to 0.7V positive voltage will be provided for fet gate, FET keeps cut-off state.When negative compensation control The negative offset voltage V- of signal control is inputted in main voltage controlled current source after amplifier in-phase end in-phase end, and pulse current source will export arteries and veins Wide identical with negative compensating control signal, amplitude is I-=V-'/RsdPulse current, now FET be in lightly conducting state. When pulse voltage control signal control reference voltage inputs main 201 in-phase input end of voltage controlled current source, pulse current source will be defeated Go out pulsewidth identical with pulse-width control signal, amplitude is I-=Vsd'/RsdPulse voltage.Main voltage controlled current source in-phase input end electricity Press Up, output end voltage UGRelation with output pulse current Id is as shown in Figure 7.
When the offer of negative offset voltage make it that FET with shorting advance, can shorten the rising of output pulse current Between, but amplitude also is brought for V-'/R to pulse current source output simultaneouslysdCurrent offset amount.In order to eliminate in the negative compensation phase Between the influence of the drift current that exports to final output pulse current amplitude precision.It is same in one in parallel of pulse current output end By the control of negative compensating control signal and exportable amplitude and current offset amount size identical constant-current source, then this electric current can be eliminated inclined Shifting amount is offset.
In this embodiment, the essence of the low current absorbing circuit of design is exactly controllable pulse constant-current source, its circuit theory diagrams As shown in Figure 8.
It can be seen from circuit theory diagrams, low current absorbing circuit is made up of three triodes Q1, Q2 and Q3, wherein Q1 and Q3 It is NPN type pipe, Q2 is positive-negative-positive pipe.When the negative compensating control signal of circuit input is low level, Q1, Q2, Q3, which are in, to be cut Only state, circuit no current is produced.The Q1 emitter junction positively biaseds when negative compensating control signal is high level, collector junction is reverse-biased, pipe Conducting, resistance R2 ground connection.R2 and R3 provides base voltage to VCC partial pressures to Q2, so that Q2 is turned on.Q2 collector current is again Base current is provided for Q3 so that Q3 is turned on, because voltage-regulator diode Dz presence causes Q3 base voltages stable in valueAs triode multiplication factor β > > 2, the collector voltage of Q3 outputs can be calculated according to following formula to be obtained.
From above formula, the pulse current amplitude of low current absorbing circuit output is by voltage stabilizing tube steady voltage and adjustment resistance RtDetermine.After the voltage stabilizing value of voltage-stabiliser tube is determined, output current amplitude is only by RtResistance is linearly determined.
Analyzed more than, low current absorbing circuit only produces constant current during negative compensating control signal is acted on, and Shunt main voltage controlled current source 201 to export, as regulation resistance RtResistance makes circuit output pulse current amplitude draw with negative offset voltage Rise electric current offset amplitude it is identical when, be completely eliminated due to bearing offset voltage that to be introduced as the output that main pulse constant-current source brings inclined Shifting amount.System output situation is as shown in Figure 9 before and after low current absorbs:
2.3rd, it is superimposed derivative equalizer
It is from lifting fet switch speed that the high amplifier of selection switching rate and offer FET, which bear offset voltage, The angle of degree proposes the scheme of chopped pulse current rise time, and it is then to output pulse to be superimposed derivative equalizer 202 The angle of the direct compensation of current waveform is set out, by the way that derivative equalizer is exported into spike electric current and voltage controlled current source in parallel The pulse current of circuit output is exported after being in parallel, and plays a part of compensation less precipitous pulse current rising edge originally, micro- Divide compensation circuit schematic diagram as shown in Figure 10.
Wherein derivative equalizer is made up of electric capacity C and resistance R.Timeconstantτ=R × C of differential circuit, when τ is far small When the width of square wave is inputted, output Usdx' is with inputting that Usdx is approximate meets functional relation shown in following formula.
In actual derivative equalizer in use, the differential spike amplitude of output is not up to infinity, but by The finite value of input signal amplitude limitation.In the present embodiment, to make, derivative equalizer is exported and voltage controlled current source in parallel is electric Road output is synchronous, and using the reference voltage Usdx of pulse square wave as the input of differential circuit, then output differential voltage Usdx''s is Positive minus two spikes limited as shown in figure 11 by input voltage amplitude.
Because differential circuit is very sensitive to high-frequency noise, antijamming capability is poor, and resistance R1 introducing can be in differential Certain buffer action is played between electric capacity and rear class amplifier.Rear class amplification simultaneously also have selected with high input impedance, low defeated Go out the in-phase proportion amplifying circuit of impedance, be favorably improved the stability of system output.Diode D can be by forward direction in this external circuit Spike is filtered out, and is only retained negative sense spike as the input of controlled constant-current source circuit, is controlled it to produce spike current signal.
The differential control signals Usdx', the controlled constant-current source circuit input signal Uinx that are exported by differential circuit and voltage-controlled The spike electric current Idx' of constant-current source circuit output is as shown in figure 12.
The spike electric current Idx' for understanding derivative equalizer output by pulse current generation circuit overall structure will be with pressure Control the superimposed pulse current Ix as system final output of square wave pulsed current Idx of constant-current source circuit output.
3rd, experimental result
In the present embodiment, list under 5 Ω load resistances, be respectively using combined method output pulse current amplitude Two ends pulse voltage waveform and rising edge situation are loaded when 2.50A, 5.00A, 9.00A, respectively as shown in Figure 13,14,15.
As shown in figure 13, when pulse current value/A is 2.50A, Figure 13 (a) is complete pulse voltage waveform at load resistance, Figure 13 (b) is pulse voltage rising edge at load resistance, and its Static State Index is tr=8.8us and dynamic indicator Mp=3.8%.
As shown in figure 14, when pulse current value/A is 5.00A, Figure 14 (a) is complete pulse voltage waveform at load resistance, Figure 14 (b) is pulse voltage rising edge at load resistance, and its Static State Index is tr=8us and dynamic indicator Mp=4%.
As shown in figure 15, when pulse current value/A is 9.00A, Figure 15 (a) is complete pulse voltage waveform at load resistance, Figure 15 (b) is pulse voltage rising edge at load resistance, and its Static State Index is tr=8us and dynamic indicator Mp=4.4%.
From Figure 13,14,15, it will be seen that the pulse current rising edge of output is compensated, on chopped pulse electric current The time of liter, improve the quality of output waveform.
Although illustrative embodiment of the invention is described above, in order to the technology of the art Personnel understand the present invention, it should be apparent that the invention is not restricted to the scope of embodiment, to the common skill of the art For art personnel, as long as various change is in the spirit and scope of the present invention that appended claim is limited and is determined, these Change is it will be apparent that all utilize the innovation and creation of present inventive concept in the row of protection.

Claims (3)

1. a kind of pulse current source based on combined method, it is characterised in that including:
One amplitude adjustable constant-flow module, for according to setting amplitude low level voltage, the adjustable pulse current of output amplitude;
Multiple fixed amplitude output constant current modules, the pulse current fixed for output amplitude;
One constant flow module gates controlling switch, corresponding solid for selecting reference voltage to be input to according to high-order gate control signal The constant flow module of tentering value output, so that the pulse current that output amplitude is fixed, according to low level gate control signal strobe sets Amplitude low level voltage is to amplitude adjustable constant-flow module, the adjustable pulse current of output amplitude;
One control circuit, for according to setting output pulse current amplitude high-order, being converted to corresponding fixed amplitude output constant current mould The selective value of block, the selective value is carried out with operating with pulse-width control signal respectively, the high-order gate control signal of output, meanwhile, will Pulse-width control signal is used as low level gate control signal;
One amplitude voltage modular converter, pulse current amplitude low level is exported according to setting, output setting amplitude low level voltage;
The adjustable constant-flow module includes a main voltage controlled current source and a derivative compensation in parallel with main voltage controlled current source Voltage controlled current source, main voltage controlled current source is mended according to the correspondingly sized pulse current of selection setting amplitude low level voltage output, differential Voltage signal when repaying voltage controlled current source to setting amplitude low level voltage gating carries out differential, output spike pulse current, and folds On the pulse current for being added to main voltage controlled current source output, the adjustable pulse current of amplitude is obtained;
The multiple fixed amplitude output constant current module includes a main voltage controlled current source and one and main voltage controlled current source Derivative compensation voltage controlled current source in parallel, main voltage controlled current source according to the correspondingly sized pulse current of selection reference voltage output, Voltage signal when derivative compensation voltage controlled current source is gated to reference voltage carries out differential, output spike pulse current, and is superimposed On the pulse current exported to main voltage controlled current source, the pulse current of amplitude fixation is obtained;
The pulse current that the adjustable pulse current of amplitude is fixed with each amplitude is overlapped, and obtains setting amplitude, setting pulsewidth Pulse current.
2. pulse current source according to claim 1, it is characterised in that also include:Amplitude sets dial-up dish, pulsewidth to set Dial-up dish, pulse width conversion module;
Wherein, it is electric that it is tenths that amplitude, which sets the low level amplitude toggle switch of dial-up dish, hundredths is output as setting output pulse Amplitude low level is flowed, obtains setting amplitude low level voltage by amplitude voltage modular converter, the voltage is in the low of control circuit output Under the gate control signal control of position, controlling switch is gated by constant flow module and is input to amplitude adjustable constant-flow module, final output The adjustable pulse current of 0.99A amplitudes;
Amplitude sets the high-order amplitude toggle switch of dial-up dish to be that a position output sets output pulse current amplitude high-order, in control In circuit, selective value i.e. bit code value Y4, Y3, Y2, Y1, the selective value of corresponding fixed amplitude output constant current module is converted to Y4, Y3, Y2, Y1 are carried out with operating with pulse-width control signal Cw respectively, output high-order gate control signal K4, K3, K2, K1, together When, it regard pulse-width control signal as low level gate control signal K0;
Constant flow module gates controlling switch and selects reference voltage to be input to corresponding fixed amplitude according to high-order gate control signal The constant flow module of output, so that the pulse current that output amplitude is fixed.
3. pulse current source according to claim 1, it is characterised in that the fixed amplitude output constant current module includes master Voltage controlled current source, derivative equalizer and compensation voltage controlled current source composition derivative compensation voltage controlled current source, amplitude regulation circuit, Negative offset voltage switch and low current absorbing circuit;
Positive offset voltage V+ is linked into the input that amplitude adjusts circuit as the input of main voltage controlled current source by a resistance R1 End, reference voltage (reference voltage) Vref is linked into constant flow module by a resistance R2 and gates controlling switch, in high position gating When control signal is high level, the input that amplitude adjusts circuit is connected to, it is permanent when high-order gate control signal is low level Flow module gates the input end grounding that controlling switch adjusts amplitude in circuit;Meanwhile, positive offset voltage V- passes through an adjustable electric R3 is hindered, negative offset voltage switch is linked into, when negative compensating control signal is high level, the input that amplitude adjusts circuit is connected to End, when negative compensating control signal is low level, negative offset voltage switch adjusts amplitude the input end grounding of circuit;
The negative compensating control signal is changed into high level, in a high position in advance before high-order gate control signal is changed into high level Gate control signal is changed into after low level, then is changed into low level;
Low current absorbing circuit only produces constant current during negative compensating control signal is acted on, and it is defeated to shunt main voltage controlled current source Go out, low current absorbing circuit output pulse current amplitude cause current offset amount amplitude identical with negative offset voltage, with eliminate by The output offset amount that main pulse constant-current source is brought is introduced as in negative offset voltage.
CN201710556247.5A 2017-07-10 2017-07-10 A kind of pulse current source based on combined method Expired - Fee Related CN107302321B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710556247.5A CN107302321B (en) 2017-07-10 2017-07-10 A kind of pulse current source based on combined method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710556247.5A CN107302321B (en) 2017-07-10 2017-07-10 A kind of pulse current source based on combined method

Publications (2)

Publication Number Publication Date
CN107302321A true CN107302321A (en) 2017-10-27
CN107302321B CN107302321B (en) 2019-05-03

Family

ID=60132718

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710556247.5A Expired - Fee Related CN107302321B (en) 2017-07-10 2017-07-10 A kind of pulse current source based on combined method

Country Status (1)

Country Link
CN (1) CN107302321B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112557712A (en) * 2020-12-07 2021-03-26 常州绿能新能源检测有限公司 Parallel pulse current test system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102738700A (en) * 2011-03-30 2012-10-17 索尼公司 Correction circuit, driving circuit, light emitting apparatus, and method of correcting electric current pulse waveform
JP2013198637A (en) * 2012-03-26 2013-10-03 Toshiyuki Moriizumi Power source for electroporator
CN104135253A (en) * 2014-07-09 2014-11-05 中国科学院半导体研究所 Circuit structure of narrow-pulse-width high-repetition-frequency pulse current source

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102738700A (en) * 2011-03-30 2012-10-17 索尼公司 Correction circuit, driving circuit, light emitting apparatus, and method of correcting electric current pulse waveform
JP2013198637A (en) * 2012-03-26 2013-10-03 Toshiyuki Moriizumi Power source for electroporator
CN104135253A (en) * 2014-07-09 2014-11-05 中国科学院半导体研究所 Circuit structure of narrow-pulse-width high-repetition-frequency pulse current source

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112557712A (en) * 2020-12-07 2021-03-26 常州绿能新能源检测有限公司 Parallel pulse current test system
CN112557712B (en) * 2020-12-07 2022-12-13 常州绿能新能源检测有限公司 Parallel pulse current test system

Also Published As

Publication number Publication date
CN107302321B (en) 2019-05-03

Similar Documents

Publication Publication Date Title
CN101308391B (en) High precision low pressure difference linear voltage-stabilizing circuit
CN102255504B (en) Switch control circuit and method thereof
CN101751053A (en) Fan drive circuit
CN107070178B (en) Slope compensation circuit capable of automatically adjusting slope compensation slope
CN102654828A (en) Method for increasing response speed of analog adder, analog adder and transformer
CN104022772B (en) Can be from zeroing closed loop analog output method and circuit
CN104142701A (en) Current limiting circuit
CN203445774U (en) Peak value current deviation generation circuit, peak value current sample hold circuit with compensation, constant current control circuit and switch power source
CN106357107A (en) Voltage regulating circuit and programmable power supply
CN105099143B (en) IGBT drive circuit in a kind of frequency converter
CN103941794A (en) Series connection type transistor voltage stabilizing circuit with differential amplification function
CN107302321B (en) A kind of pulse current source based on combined method
CN109683649B (en) Constant current circuit
CN206339589U (en) Current detection circuit
CN105807831A (en) Linear voltage regulator and linear voltage stabilizing system preventing overshoot
CN203216959U (en) Floating digital display meter power supply structure
CN103731150A (en) Analog quantity output circuit and control method
CN203350758U (en) Current limiting circuit
CN203387422U (en) High-efficiency numerical-control voltage-stabilized power supply
CN205566254U (en) A boostrap circuit for channel selection switch
CN107340795B (en) Numerical control constant-current source device with cut-in voltage preprocessing function
CN201210261Y (en) Highly precise low voltage difference linear voltage stabilizing circuit
CN204945863U (en) The program controlled constant current source circuit of a kind of point of gear
CN107040228A (en) A kind of failure circuit suitable for dead-band regulator
CN202424609U (en) Current drive control device of electromagnetic coil

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20190503