CN107196638A - Method, system and the level translator of the end data of monitor levels converter two - Google Patents
Method, system and the level translator of the end data of monitor levels converter two Download PDFInfo
- Publication number
- CN107196638A CN107196638A CN201710358423.4A CN201710358423A CN107196638A CN 107196638 A CN107196638 A CN 107196638A CN 201710358423 A CN201710358423 A CN 201710358423A CN 107196638 A CN107196638 A CN 107196638A
- Authority
- CN
- China
- Prior art keywords
- data
- ports
- level
- level signal
- translator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/017509—Interface arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
This application discloses a kind of method of the end data of monitor levels converter two, this method includes：The level signal of monitoring level converter current data A ports and the level signal of data B ports；The level signal of the level signal of data A ports and data B ports is contrasted；When the level signal of data A ports and the inconsistent level signal of data B ports, determine that level translator is judged by accident；This method is capable of the data A ports of quick bit level converter in the level signal of data A ports and the inconsistent level signal of data B ports, and the level erroneous judgement problem of data B ports improves error detection efficiency；Disclosed herein as well is a kind of system of end data of monitor levels converter two and level translator, with above-mentioned beneficial effect.
Description
Technical field
The application is related to electronic technology field, more particularly to a kind of method, the system of the end data of monitor levels converter two
And level translator.
Background technology
The problem of inconsistent for the level of each component in solution system, therefore use level translator to be converted into device
The receptible voltage of institute.The existing level translator being widely used (I as shown in Figure 12C level translators) be specifically.Wherein,
I2C (Inter-Integrated Circuit) bus is a kind of serial two-wire bus, i.e., serial data (SDA) and it is serial when
Clock (SCK).The device for being connected to bus is carried out data transmission, each device has a unique Address Recognition, and
It can serve as transmitters and receivers (being determined by the function of device).In addition to receiver and transmitter, device is in transmission number
According to when can also be counted as main frame or slave.Main frame is the data transfer of initialization bus and generation allows the clock letter of transmission
Number device, now, any device being addressed is considered as slave.Transmitter transmission 1byte data can discharge bus, by
Receiver adapter, which drags down data wire (SDA), is used as response；I2C buses have been widely used in various systems, realize between device
Communication；Its side a and b is the I for being connected to different components2C pins, use V respectivelyCC(A)And VCC(B)Voltage drives.Serial
It should be completely the same by the data content that the data at B ends are passed at A ends or pass to A ends from B ends on data wire, be only height
The change of level voltage.
Level translator AB two-ports are inconsistent level, are easy to turn in level when transmitter switches
Occur low level being mistakenly considered high level, therefore the level demand and the level of sending and receiving devices of level translator at parallel operation
It is required that inconsistent.This results in transmission error in data or without response.If for example, the input low level of level translator port is small
In 0.5V, then in I2C equipment low level will be judged by accident when being higher than 0.5V at level translator.System can not be known the very first time
Road is the problem of level translator goes out, and can also be taken a significant amount of time in positioning problems.Therefore, how to solve the above problems, be
Those skilled in the art's technical issues that need to address.
Apply for content
The purpose of the application is to provide a kind of method, system and the level translator of the end data of monitor levels converter two,
It is capable of the data A ports of quick bit level converter, the level erroneous judgement problem of data B ports improves error detection efficiency.
In order to solve the above technical problems, the application provides a kind of method of the end data of monitor levels converter two, the side
Method includes：
The level signal of monitoring level converter current data A ports and the level signal of data B ports；
The level signal of the level signal of the data A ports and the data B ports is contrasted；
When the level signal of the data A ports and the inconsistent level signal of the data B ports, the electricity is determined
Flat turn parallel operation is judged by accident.
Optionally, the level signal of the level signal of the data A ports and the data B ports is contrasted, wrapped
Include：
The level signal of the data A ports and the level signal of the data B ports are subjected to same or computing or different
Or computing.
Optionally, when the level signal of the data A ports and the level signal of the data B ports carry out same or computing
When, determine that the level translator is judged by accident, including：
When monitoring that GPIO interface exports low level, determine that the level translator is judged by accident；
When the level signal of the data A ports and the level signal of the data B ports carry out XOR, it is determined that
The level translator is judged by accident, including：
When monitoring that GPIO interface exports high level, determine that the level translator is judged by accident.
Optionally, determine that the level translator occurs after judging by accident, in addition to：
Prompt message is sent according to predefined paths.
The application also provides a kind of level translator, including：
Monitoring component, level signal and the level of data B ports for monitoring level converter current data A ports
Signal；
Contrast circuit, for the level signal of the data A ports and the level signal of the data B ports to be carried out pair
Than；When the level signal of the data A ports and the inconsistent level signal of the data B ports, determine that the level turns
Parallel operation is judged by accident.
Optionally, the contrast circuit is specially XOR circuit or same or computing circuit.
The application also provides a kind of system of the end data of monitor levels converter two, including：Level as described above turns
Parallel operation；And output interface, the result for exporting the contrast circuit in the level translator.
Optionally, the output interface is specially GPIO interface.
Optionally, the system also includes：
Communication component, for sending prompt message according to predefined paths.
Optionally, the system also includes：
Indicator lamp, for sending prompt message.
A kind of method of end data of monitor levels converter two provided herein, this method includes：Monitoring level turns
The level signal of parallel operation current data A ports and the level signal of data B ports；By the level signal sum of data A ports
Contrasted according to the level signal of B ports；When the level signal of data A ports and the inconsistent level signal of data B ports,
Determine that level translator is judged by accident；
It can be seen that, whether this method is consistent by contrasting two ends level signal, quick to determine that level translator is judged by accident；I.e.
It is capable of the data A ports of quick bit level converter, the level erroneous judgement problem of data B ports improves error detection efficiency；This
Application additionally provides the system and level translator of a kind of end data of monitor levels converter two, with above-mentioned beneficial effect,
This is repeated no more.
Brief description of the drawings
, below will be to embodiment or existing in order to illustrate more clearly of the embodiment of the present application or technical scheme of the prior art
There is the accompanying drawing used required in technology description to be briefly described, it should be apparent that, drawings in the following description are only this
The embodiment of application, for those of ordinary skill in the art, on the premise of not paying creative work, can also basis
The accompanying drawing of offer obtains other accompanying drawings.
The I that Fig. 1 is provided by prior art2C level translator schematic diagrames；
The flow chart of the method for the end data of monitor levels converter two that Fig. 2 is provided by the embodiment of the present application；
The structured flowchart for the level translator that Fig. 3 is provided by the embodiment of the present application；
I after a kind of improvement that Fig. 4 is provided by the embodiment of the present application2The schematic diagram of C level translators；
The structured flowchart of the system for the end data of monitor levels converter two that Fig. 5 is provided by the embodiment of the present application；
A kind of monitoring I that Fig. 6 is provided by the embodiment of the present application2The system schematic of the end data of C level translators two.
Embodiment
The core of the application is to provide a kind of method, system and the level translator of the end data of monitor levels converter two,
It is capable of the data A ports of quick bit level converter, the level erroneous judgement problem of data B ports improves error detection efficiency.
To make the purpose, technical scheme and advantage of the embodiment of the present application clearer, below in conjunction with the embodiment of the present application
In accompanying drawing, the technical scheme in the embodiment of the present application is clearly and completely described, it is clear that described embodiment is
Some embodiments of the present application, rather than whole embodiments.Based on the embodiment in the application, those of ordinary skill in the art
The every other embodiment obtained under the premise of creative work is not made, belongs to the scope of the application protection.
The mode provided in the present embodiment can apply to the level translator of various low speed bus.The present embodiment is not right
The level translator is defined with scene.The executive agent of the method for the end data of monitor levels converter two can be
Level translator, i.e., increase corresponding function in level translator and realize each step.Either prison is realized using processor
Control process.Level translator in the present embodiment can be understood as electrical level transferring chip.Fig. 1 specifically is refer to, Fig. 2 is the application
The flow chart of the method for the end data of monitor levels converter two that embodiment is provided；This method can include：
S100, the level signal of monitoring level converter current data A ports and data B ports level signal；
Specifically, can be advised in the present embodiment according to the delay of level translator two ends (data A ports and data B ports)
Lattice, come the level signal of monitoring level converter current data A ports and the level signal of data B ports；Obtain monitoring
The corresponding level signal of the corresponding level signal in time data A ports and data B ports.
The present embodiment is not defined to specific monitoring cycle, and user can be set according to the actual requirements, example
It such as can be to be monitored in real time, can so be pinpointed the problems in the very first time, improve issue handling efficiency.With I2C level turns
Exemplified by parallel operation, I can be monitored in real time2C communication conditions, also save the time for data errors and without positioning the problem of response,
Reduce the veneer construction cycle.
S110, the level signal of the level signal of data A ports and data B ports contrasted；
Specifically, the main purpose of the step is the level signal for the level signal and data B ports for judging data A ports
It is whether consistent.The present embodiment does not limit the mode specifically contrasted, as long as the level signal and data of data A ports can be realized
The contrast of the level signal of B ports.
In order to simplify circuit, and reduction equipment cost, it can select and utilize extensive same or computing or XOR.
The level signal of data A ports and the level signal of data B ports are subjected to same or computing or XOR, so as to realize
Comparison process.
S120, when the level signal of data A ports and the inconsistent level signal of data B ports, determine level conversion
Device is judged by accident.
Specifically, when the level signal of data A ports and the inconsistent level signal of data B ports, then proving now
Level translator occurs in that the problem of level is judged by accident.The positioning of can be for data errors and without response the problem of saves the time, subtracts
Few veneer construction cycle.Here it is inconsistent to be determined according to comparing result.For example when contrast is using XOR, fortune
Calculation obtains 1 and represents that level translator is judged by accident.When contrast is using same or computing, computing obtains 0 and represents level conversion
Device is judged by accident.
The present embodiment does not limit the specific determination mode of the step, for example, can be that user is carried out really according to comparing result
It is fixed whether to occur judging by accident or analyze comparing result using program, it is determined whether to judge by accident.At this moment the present embodiment is not
Output form to specific comparing result is defined.Can all carry out comparing result and the level signal monitored
Storage forms journal file, and user can determine whether level translator judges by accident by the analysis to journal file.Also may be used
To be to be exported comparing result using output interface, user can also determine level translator according to the comparing result of output
Whether judge by accident.Can also be exported comparing result using output interface, and be using sequential monitoring output result
It is no inconsistent corresponding information occur, determine that level translator is judged by accident if occurring.It can also be and utilize output interface will
Comparing result is exported, and inconsistent corresponding information whether occurs using sequential monitoring output result, is determined if occurring
Level translator is judged by accident, and sends prompt message.Here the concrete form of prompt message is not defined, Ke Yishi
Indicator lamp indicates that voice message, buzzer warning sends short message prompt etc..It is i.e. preferred, determine that level translator is judged by accident
It can also include afterwards：Prompt message is sent according to predefined paths.Predefined paths can be reserved phone number, mailbox etc..
Optionally, when the level signal of data A ports and the level signal of data B ports carry out same or computing, correspondence
Determination level translator there is erroneous judgement process and be：When monitoring that GPIO interface exports low level, determine that level translator goes out
Now judge by accident.
When the level signal of data A ports and the level signal of data B ports carry out XOR, corresponding determination electricity
There is erroneous judgement process in flat turn parallel operation：When monitoring that GPIO interface exports high level, determine that level translator is judged by accident.
Specifically, GPIO interface (General Purpose Input Output, universal input/output interface) here.
GPIO interface for example is reserved at operating system end (such as PCH ends), just can by the change of the output low and high level of GPIO interface
Judge whether that data transmission fault or response are interrupted at once, monitoring function is reached with this.
The method of the end data of monitor levels converter two provided based on above-mentioned technical proposal, the embodiment of the present application, can
Monitor low speed bus (such as I in real time2C) communication condition, the A ends of quick positioning converter, B ends level erroneous judgement problem；Also it is number
The positioning of the problem of according to error code and without response saves the time, reduces the veneer construction cycle.
The system and level translator of the end data of monitor levels converter two provided below the embodiment of the present application are carried out
Introduce, system and level translator and the above-described monitor levels of the end data of monitor levels converter two described below turn
The method of the end data of parallel operation two can be mutually to should refer to.
It refer to Fig. 3, the structured flowchart for the level translator that Fig. 3 is provided by the embodiment of the present application；The level translator
It can include：
Monitoring component 101, level signal and data B ports for monitoring level converter current data A ports
Level signal；
Contrast circuit 102, for the level signal of the level signal of data A ports and data B ports to be contrasted；When
When the level signal of data A ports and the inconsistent level signal of data B ports, determine that level translator is judged by accident.
Specifically, the level signal of the level signal of data A ports and data B ports is input into contrast circuit
Correspondence input, the output of contrast circuit is comparing result.
Based on above-described embodiment, contrast circuit 102 is specially XOR circuit or same or computing circuit.I.e. XOR gate or
Same OR gate.
Below with I2Exemplified by C, I after Fig. 4 is improved there is provided one kind specifically refer to2The schematic diagram of C level translators.Exist
I2Integrated same or computing circuit or XOR circuit in C level translators, and pin output.
It refer to Fig. 5, the structure of the system for the end data of monitor levels converter two that Fig. 5 is provided by the embodiment of the present application
Block diagram；The system can include：
Level translator 100 as described in above-mentioned any embodiment；And output interface 200, for output level conversion
The result of contrast circuit in device.
Based on above-described embodiment, output interface 200 is specially GPIO interface.
Below with I2Exemplified by C, it specifically refer to Fig. 6 and monitor I there is provided one kind2The system of the end data of C level translators two
Schematic diagram.I.e. in order to be able to allowing system to monitor I in real time2The A of C level translators, B port level erroneous judgement, in level translator
In add with or/XOR pin, to export the same or/XOR result of A end datas line (i.e. data A ports) and B end data lines.Together
When reserve GPIO interface at PCH ends, can just judge whether that data transfer is wrong at once by the change of the height of GPIO interface
Miss or response is interrupted, monitoring function is reached with this.
Based on above-mentioned any embodiment, the system can also include：
Communication component, for sending prompt message according to predefined paths.
Based on above-mentioned any embodiment, the system can also include：
Indicator lamp, for sending prompt message.
The embodiment of each in specification is described by the way of progressive, and what each embodiment was stressed is and other realities
Apply the difference of example, between each embodiment identical similar portion mutually referring to.For device disclosed in embodiment
Speech, because it is corresponded to the method disclosed in Example, so description is fairly simple, related part is referring to method part illustration
.
Professional further appreciates that, with reference to the unit of each example of the embodiments described herein description
And algorithm steps, can be realized with electronic hardware, computer software or the combination of the two, in order to clearly demonstrate hardware and
The interchangeability of software, generally describes the composition and step of each example according to function in the above description.These
Function is performed with hardware or software mode actually, depending on the application-specific and design constraint of technical scheme.Specialty
Technical staff can realize described function to each specific application using distinct methods, but this realization should not
Think to exceed scope of the present application.
Directly it can be held with reference to the step of the method or algorithm that the embodiments described herein is described with hardware, processor
Capable software module, or the two combination are implemented.Software module can be placed in random access memory (RAM), internal memory, read-only deposit
Reservoir (ROM), electrically programmable ROM, electrically erasable ROM, register, hard disk, moveable magnetic disc, CD-ROM or technology
In any other form of storage medium well known in field.
Above to method, system and the level translator of a kind of end data of monitor levels converter two provided herein
It is described in detail.Specific case used herein is set forth to the principle and embodiment of the application, and the above is real
The explanation for applying example is only intended to help and understands the present processes and its core concept.It should be pointed out that for the art
For those of ordinary skill, on the premise of the application principle is not departed from, some improvement and modification can also be carried out to the application,
These are improved and modification is also fallen into the application scope of the claims.
Claims (10)
1. a kind of method of the end data of monitor levels converter two, it is characterised in that methods described includes：
The level signal of monitoring level converter current data A ports and the level signal of data B ports；
The level signal of the level signal of the data A ports and the data B ports is contrasted；
When the level signal of the data A ports and the inconsistent level signal of the data B ports, determine that the level turns
Parallel operation is judged by accident.
2. according to the method described in claim 1, it is characterised in that by the level signal of the data A ports and the data B
The level signal of port is contrasted, including：
The level signal of the data A ports and the level signal of the data B ports are subjected to same or computing or XOR fortune
Calculate.
3. method according to claim 2, it is characterised in that when the level signal and the data B of the data A ports
When the level signal of port carries out same or computing, determine that the level translator is judged by accident, including：
When monitoring that GPIO interface exports low level, determine that the level translator is judged by accident；
When the level signal of the data A ports and the level signal of the data B ports carry out XOR, it is determined that described
Level translator is judged by accident, including：
When monitoring that GPIO interface exports high level, determine that the level translator is judged by accident.
4. the method according to claim any one of 1-3, it is characterised in that determine that erroneous judgement occurs in the level translator
Afterwards, in addition to：
Prompt message is sent according to predefined paths.
5. a kind of level translator, it is characterised in that including：
Monitoring component, level signal and the level letter of data B ports for monitoring level converter current data A ports
Number；
Contrast circuit, for the level signal of the level signal of the data A ports and the data B ports to be contrasted；
When the level signal of the data A ports and the inconsistent level signal of the data B ports, the level translator is determined
Judge by accident.
6. level translator according to claim 5, it is characterised in that the contrast circuit is specially XOR circuit
Or same or computing circuit.
7. a kind of system of the end data of monitor levels converter two, it is characterised in that including：Electricity as described in claim 5 or 6
Flat turn parallel operation；And output interface, the result for exporting the contrast circuit in the level translator.
8. system according to claim 7, it is characterised in that the output interface is specially GPIO interface.
9. the system according to claim 7 or 8, it is characterised in that also include：
Communication component, for sending prompt message according to predefined paths.
10. the system according to claim 7 or 8, it is characterised in that also include：
Indicator lamp, for sending prompt message.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710358423.4A CN107196638A (en) | 2017-05-19 | 2017-05-19 | Method, system and the level translator of the end data of monitor levels converter two |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710358423.4A CN107196638A (en) | 2017-05-19 | 2017-05-19 | Method, system and the level translator of the end data of monitor levels converter two |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN107196638A true CN107196638A (en) | 2017-09-22 |
Family
ID=59874233
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710358423.4A Pending CN107196638A (en) | 2017-05-19 | 2017-05-19 | Method, system and the level translator of the end data of monitor levels converter two |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107196638A (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101952870A (en) * | 2008-01-21 | 2011-01-19 | 索尼公司 | Data converter, data conversion method, and computer program |
| CN205320057U (en) * | 2015-11-30 | 2016-06-15 | 深圳市航盛电子股份有限公司 | Level shifting circuit based on MAX series chip |
| CN106533179A (en) * | 2015-09-11 | 2017-03-22 | 万国半导体(开曼)股份有限公司 | Voltage converter |
-
2017
- 2017-05-19 CN CN201710358423.4A patent/CN107196638A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101952870A (en) * | 2008-01-21 | 2011-01-19 | 索尼公司 | Data converter, data conversion method, and computer program |
| CN106533179A (en) * | 2015-09-11 | 2017-03-22 | 万国半导体(开曼)股份有限公司 | Voltage converter |
| CN205320057U (en) * | 2015-11-30 | 2016-06-15 | 深圳市航盛电子股份有限公司 | Level shifting circuit based on MAX series chip |
Non-Patent Citations (3)
| Title |
|---|
| SDLIBIN007: "IIC的5V和3.3V电平转换的经典电路分享", 《百度文库》 * |
| UNIONIC: "典型电平转换电路方案分析", 《百度文库》 * |
| 任思龙: "双向电平转换电路_I2C电平转换电路【遇见美好科学与技术工作室】", 《百度文库》 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107222362B (en) | Automatic test platform for finished vehicle CAN network and optimization method thereof | |
| CN104914849A (en) | Fault recording device and method | |
| EP3395577B1 (en) | Repair method and repair chip for remanufactured ink cartridge, and remanufactured ink cartridge | |
| CN107959599A (en) | A kind of Bus_Off fault test systems and test method | |
| US20220398177A1 (en) | Error rate measuring apparatus and error rate measuring method | |
| CN110209605A (en) | The register reading/writing method and calculating equipment of PCIE Cardbus NIC Cardbus | |
| CN104539494B (en) | A kind of method and system for identifying wake-up signal | |
| CN114356671A (en) | Board card debugging device, system and method | |
| CN106911530B (en) | Key test instruction transmission system and method based on serial port redundancy strategy | |
| CN115914327B (en) | Control method, device, equipment and storage medium | |
| CN104780123A (en) | Network packet receiving and sending processing device and design method thereof | |
| CN107196638A (en) | Method, system and the level translator of the end data of monitor levels converter two | |
| CN207652457U (en) | A kind of Bus_Off fault test systems | |
| CN215219509U (en) | Entertainment system test bench based on domain controller electrical architecture | |
| EP2351304A1 (en) | Bit inversion for communication interface | |
| CN111930582B (en) | System management bus detection platform, processor and system management bus detection method | |
| CN211579990U (en) | Test circuit of vehicle-mounted Ethernet | |
| CN203338347U (en) | Interface circuit for computer main board failure detection device | |
| CN112859808A (en) | CAN bus terminal resistor adaptation method, system and diagnosis equipment | |
| CN112380096A (en) | Serial port communication monitoring system method based on virtual serial port | |
| CN114301991A (en) | Communication method, apparatus, system, and computer-readable storage medium | |
| CN105472390B (en) | A kind of video encoding/decoding method and system | |
| CN116775390B (en) | Interface protocol conversion verification system and method, electronic equipment and storage medium | |
| CN115801540B (en) | PCIe equipment degradation detection method, device, terminal and storage medium | |
| CN114443400B (en) | Signal testing method and device, system on chip, electronic equipment and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170922 |