CN106952966A - Gallium nitride Schottky diode and preparation method thereof - Google Patents

Gallium nitride Schottky diode and preparation method thereof Download PDF

Info

Publication number
CN106952966A
CN106952966A CN201710073039.XA CN201710073039A CN106952966A CN 106952966 A CN106952966 A CN 106952966A CN 201710073039 A CN201710073039 A CN 201710073039A CN 106952966 A CN106952966 A CN 106952966A
Authority
CN
China
Prior art keywords
gallium nitride
layer
type
nitride layers
layers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201710073039.XA
Other languages
Chinese (zh)
Other versions
CN106952966B (en
Inventor
张葶葶
朱廷刚
李亦衡
王东盛
苗操
魏鸿源
严文胜
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
JIANGSU NENGHUA MICROELECTRONIC TECHNOLOGY DEVELOPMENT Co Ltd
Original Assignee
JIANGSU NENGHUA MICROELECTRONIC TECHNOLOGY DEVELOPMENT Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by JIANGSU NENGHUA MICROELECTRONIC TECHNOLOGY DEVELOPMENT Co Ltd filed Critical JIANGSU NENGHUA MICROELECTRONIC TECHNOLOGY DEVELOPMENT Co Ltd
Priority to CN201710073039.XA priority Critical patent/CN106952966B/en
Publication of CN106952966A publication Critical patent/CN106952966A/en
Application granted granted Critical
Publication of CN106952966B publication Critical patent/CN106952966B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes
    • H01L29/872Schottky diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66083Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
    • H01L29/6609Diodes
    • H01L29/66143Schottky diodes

Abstract

The present invention relates to a kind of gallium nitride Schottky diode, including substrate, N+ gallium nitride layers, N gallium nitride layers table top, the reeded p-type gallium nitride layer of etching, the ohmic metal layer being formed with the schottky metal layer as anode, N+ gallium nitride layers as negative electrode is formed with p-type gallium nitride layer.Its preparation method is included in substrate top surface and grows N+ gallium nitride layers, N gallium nitride layers, p-type gallium nitride layer successively;The table top with p-type gallium nitride layer and N gallium nitride layers is formed, the p-type gallium nitride layer partly etched on each table top forms a series of grooves;Schottky metal layer is precipitated on p-type gallium nitride layer as anode, precipitation ohmic metal layer is used as negative electrode on N+ gallium nitride layers.The present invention can exhaust the carrier under Schottky electrode, lift schottky barrier height, reduce leakage current, low forward conduction voltage can be dropped by increasing the groove under breakdown voltage, Schottky electrode so that the forward and reverse characteristic of device gets a promotion simultaneously.

Description

Gallium nitride Schottky diode and preparation method thereof
Technical field
The present invention relates to semiconductor applications, more particularly to a kind of gallium nitride Schottky diode structure and its making side Method.
Background technology
In the prior art, the structure of gallium nitride Schottky diode is as shown in Figure 1:In sapphire, silicon or silicon carbide substrates 1 Upper growth N+ gallium nitride layers 2 and N- gallium nitride layers 3, etching N- gallium nitride layers 3 form sediment to N+ gallium nitride layers 2 on N- gallium nitride layers 3 Product schottky metal layer 5 deposits ohmic metal layer 6 as negative electrode, so as to constitute Schottky as anode on N+ gallium nitride layers 2 Diode.
The shortcoming of existing gallium nitride Schottky diode structure is:Because intrinsic gallium nitride is N-type, and by growth During doping it is limited to reduce the electron concentration in n type gallium nitride layer, therefore can not effectively lift schottky barrier height And reach reduction leakage current and increase the purpose of breakdown voltage.
The content of the invention
It is an object of the present invention to provide a kind of gallium nitride Schottky diode.
To reach above-mentioned purpose, the technical solution adopted by the present invention is:
A kind of gallium nitride Schottky diode, including substrate, the N+ gallium nitride layers formed on described substrate, formation are described N+ gallium nitride layers on have N- gallium nitride layers table top, formed etched on the table top of described N- gallium nitride layers it is reeded It is formed with p-type gallium nitride layer, described p-type gallium nitride layer on schottky metal layer, described N+ gallium nitride layers and is formed with Europe Nurse metal level, described schottky metal layer forms the anode of diode, and described ohmic metal layer forms the negative electrode of diode.
Preferably, the distance of described bottom portion of groove to described N- gallium nitride layers is 0 ~ 50nm.
Preferably, the thickness of described p-type gallium nitride layer is 3nm ~ 3um.
Preferably, there are multiple grooves on described p-type gallium nitride layer.
It is a further object to provide a kind of preparation method of gallium nitride Schottky diode.
To reach above-mentioned purpose, the technical solution adopted by the present invention is:
A kind of preparation method of gallium nitride Schottky diode, is included in substrate top surface growth N+ gallium nitride layers, in N+ nitridations Gallium layer upper surface growth N- gallium nitride layers, are additionally included in N- gallium nitride layers upper surface growing P-type gallium nitride layer;It is etched work Skill:The table top with p-type gallium nitride layer and N- gallium nitride layers is formed, and etches the part p-type gallium nitride layer on each table top Form groove;Schottky metal layer is precipitated on p-type gallium nitride layer as anode, ohmic metal layer is precipitated on N+ gallium nitride layers It is used as negative electrode.
Preferably, when being etched technique:First etching part p-type gallium nitride layer formation groove, then etch p-type gallium nitride layer With N- gallium nitride layers to N+ gallium nitride layers formation table top.
Preferably, when being etched technique:First etching p-type gallium nitride layer and N- gallium nitride layers to N+ gallium nitride layers form platform Face, then etch part p-type gallium nitride layer formation groove on table top.
It is further preferred that etching p-type gallium nitride layer is to apart from 0 ~ 50nm of N- gallium nitride layers.
Preferably, the growth thickness of described p-type gallium nitride layer is 3nm ~ 3um.
Preferably, described substrate is sapphire, silicon or silicon carbide substrates.
Because above-mentioned technical proposal is used, the present invention has following advantages and effect compared with prior art:
The structure of the present invention can exhaust the carrier under Schottky electrode, so that schottky barrier height is lifted, reduction electric leakage Stream, increases breakdown voltage, and low forward conduction voltage can drop in the groove structure under Schottky electrode, hence in so that device is just Got a promotion simultaneously to reverse characteristic.
Brief description of the drawings
Accompanying drawing 1 is gallium nitride Schottky diode feature cross-section schematic diagram in the prior art;
Accompanying drawing 2 is step in the present embodiment(One)Schematic diagram;
Accompanying drawing 3 is step in the present embodiment(Two)Schematic diagram one;
Accompanying drawing 4 is step in the present embodiment(Two)Schematic diagram two;
Accompanying drawing 5 is the cross-sectional view of the present embodiment.
Wherein:1st, substrate;2nd, N+ gallium nitride layers;3rd, N- gallium nitride layers;4th, p-type gallium nitride layer;40th, groove;5th, Schottky Metal level;6th, ohmic metal layer.
Embodiment
The invention will be further described with case study on implementation below in conjunction with the accompanying drawings:
As shown in Figure 5:A kind of gallium nitride Schottky diode, including substrate 1, form N+ gallium nitride layers 2 on substrate 1, shape Fluted 40 are etched on the table top of N- gallium nitride layers 3 into the table top, formation on N+ gallium nitride layers 2 with N- gallium nitride layers 3 P-type gallium nitride layer 4, be formed with schottky metal layer 5, N+ gallium nitride layers 2 on p-type gallium nitride layer 4 and be formed with ohmic metal Layer 6, the anode of the formation diode of schottky metal layer 5, the negative electrode of the formation diode of ohmic metal layer 6.
The preparation method for illustrating lower this implementation gallium nitride Schottky diode in detail below, comprises the following steps:
(One), N+ gallium nitride layers 2 are grown on the substrate 1 of sapphire, silicon or carborundum, looked unfamiliar in the upper table of N+ gallium nitride layers 2 Long N- gallium nitride layers 3, grow 3nm ~ 3um p-type gallium nitride layer 4, as shown in Figure 2 in the upper surface of N- gallium nitride layers 3;
(Two), dry etching p-type gallium nitride layer 4 to apart from N- 30 ~ 50nm of gallium nitride layer, form groove 40, etch multiple grooves 40, as shown in Figure 3;Dry etching formation table top is carried out to p-type gallium nitride layer 4 and N- gallium nitride layers 3, and is ensured on each table top P-type gallium nitride layer 4 on be respectively provided with groove 40, as shown in Figure 4;
Or the p-type nitrogen that dry etching is formed on table top, dry etching table top is carried out to p-type gallium nitride layer 4 and N- gallium nitride layers 3 Change gallium layer 4 to apart from N- 30 ~ 50nm of gallium nitride layer, form groove 40, etch multiple grooves 40, groove spacing width 0.1um ~ 10um;
(Three), on p-type gallium nitride layer 4 precipitate schottky metal layer 5 as anode, on N+ gallium nitride layers 3 precipitate ohm gold Belong to layer 6 as negative electrode, gallium nitride Schottky diode is made, as shown in Figure 5.
The above embodiments merely illustrate the technical concept and features of the present invention, and its object is to allow person skilled in the art Scholar can understand present disclosure and implement according to this, and it is not intended to limit the scope of the present invention.It is all according to the present invention The equivalent change or modification that Spirit Essence is made, should all be included within the scope of the present invention.

Claims (10)

1. a kind of gallium nitride Schottky diode, it is characterised in that:Including substrate, the N+ gallium nitride formed on described substrate Layer, formed on described N+ gallium nitride layers with N- gallium nitride layers table top, formed described N- gallium nitride layers table top Schottky metal layer, described N+ nitridations are formed with the upper reeded p-type gallium nitride layer of etching, described p-type gallium nitride layer Ohmic metal layer is formed with gallium layer, described schottky metal layer forms the anode of diode, described ohmic metal layer shape Into the negative electrode of diode.
2. a kind of gallium nitride Schottky diode according to claim 1, it is characterised in that:Described bottom portion of groove is to institute The distance for the N- gallium nitride layers stated is 0 ~ 50nm.
3. a kind of gallium nitride Schottky diode according to claim 1, it is characterised in that:Described p-type gallium nitride layer Thickness be 3nm ~ 3um.
4. a kind of gallium nitride Schottky diode according to claim 1, it is characterised in that:Described p-type gallium nitride layer It is upper that there are multiple grooves.
5. a kind of preparation method of gallium nitride Schottky diode, is included in substrate top surface growth N+ gallium nitride layers, in N+ nitrogen Change gallium layer upper surface growth N- gallium nitride layers, it is characterised in that:It is additionally included in N- gallium nitride layers upper surface growing P-type gallium nitride Layer;It is etched technique:The table top with p-type gallium nitride layer and N- gallium nitride layers is formed, and etches the portion on each table top Divide p-type gallium nitride layer formation groove;Schottky metal layer is precipitated on p-type gallium nitride layer as anode, on N+ gallium nitride layers Precipitation ohmic metal layer is used as negative electrode.
6. the preparation method of gallium nitride Schottky diode according to claim 5, it is characterised in that:It is etched technique When:First etching part p-type gallium nitride layer formation groove, then p-type gallium nitride layer and N- gallium nitride layers are etched to N+ gallium nitride layer shapes Into table top.
7. the preparation method of gallium nitride Schottky diode according to claim 5, it is characterised in that:It is etched technique When:First etching p-type gallium nitride layer and N- gallium nitride layers are to N+ gallium nitride layers formation table top, then etch p-type nitridation in part on table top Gallium layer forms groove.
8. the preparation method of the gallium nitride Schottky diode according to claim 6 or 7, it is characterised in that:Etch p-type nitrogen Change gallium layer to apart from 0 ~ 50nm of N- gallium nitride layers.
9. the preparation method of gallium nitride Schottky diode according to claim 5, it is characterised in that:Described p-type nitrogen The growth thickness for changing gallium layer is 3nm ~ 3um.
10. the preparation method of gallium nitride Schottky diode according to claim 5, it is characterised in that:Described substrate For sapphire, silicon or silicon carbide substrates.
CN201710073039.XA 2017-02-10 2017-02-10 Gallium nitride Schottky diode and manufacturing method thereof Active CN106952966B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710073039.XA CN106952966B (en) 2017-02-10 2017-02-10 Gallium nitride Schottky diode and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710073039.XA CN106952966B (en) 2017-02-10 2017-02-10 Gallium nitride Schottky diode and manufacturing method thereof

Publications (2)

Publication Number Publication Date
CN106952966A true CN106952966A (en) 2017-07-14
CN106952966B CN106952966B (en) 2019-12-13

Family

ID=59465815

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710073039.XA Active CN106952966B (en) 2017-02-10 2017-02-10 Gallium nitride Schottky diode and manufacturing method thereof

Country Status (1)

Country Link
CN (1) CN106952966B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107492575A (en) * 2017-08-28 2017-12-19 江苏能华微电子科技发展有限公司 A kind of Schottky pole structure, Schottky diode and manufacture method
CN114400246A (en) * 2021-12-13 2022-04-26 晶通半导体(深圳)有限公司 Reverse conducting high mobility transistor

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140048902A1 (en) * 2012-08-14 2014-02-20 Avogy , Inc. Method of fabricating a gallium nitride merged p-i-n schottky (mps) diode by regrowth and etch back
CN105895708A (en) * 2016-05-28 2016-08-24 复旦大学 GaN-based power diode and preparation method thereof
CN106024623A (en) * 2016-06-29 2016-10-12 江苏能华微电子科技发展有限公司 Gallium nitride schottky diode and manufacturing method thereof
CN106169417A (en) * 2016-07-11 2016-11-30 厦门市三安集成电路有限公司 A kind of silicon carbide power device of hetero-junctions terminal and preparation method thereof

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140048902A1 (en) * 2012-08-14 2014-02-20 Avogy , Inc. Method of fabricating a gallium nitride merged p-i-n schottky (mps) diode by regrowth and etch back
CN105895708A (en) * 2016-05-28 2016-08-24 复旦大学 GaN-based power diode and preparation method thereof
CN106024623A (en) * 2016-06-29 2016-10-12 江苏能华微电子科技发展有限公司 Gallium nitride schottky diode and manufacturing method thereof
CN106169417A (en) * 2016-07-11 2016-11-30 厦门市三安集成电路有限公司 A kind of silicon carbide power device of hetero-junctions terminal and preparation method thereof

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107492575A (en) * 2017-08-28 2017-12-19 江苏能华微电子科技发展有限公司 A kind of Schottky pole structure, Schottky diode and manufacture method
WO2019041468A1 (en) * 2017-08-28 2019-03-07 江苏能华微电子科技发展有限公司 Schottky base structure, schottky diode and manufacturing method therefor
CN107492575B (en) * 2017-08-28 2019-04-16 江苏能华微电子科技发展有限公司 A kind of Schottky pole structure, Schottky diode and manufacturing method
CN114400246A (en) * 2021-12-13 2022-04-26 晶通半导体(深圳)有限公司 Reverse conducting high mobility transistor

Also Published As

Publication number Publication date
CN106952966B (en) 2019-12-13

Similar Documents

Publication Publication Date Title
CN105679838B (en) Terahertz Schottky diode based on the more channel structures of AlGaN/GaN hetero-junctions and production method
CN100511706C (en) GaN device based on component-gradient GaN MISFET and preparing method thereof
CN102610638B (en) SiC-bipolar junction transistor (SiC-BJT) device for power integrated circuit and manufacturing method of SiC-BJT device
CN107993934B (en) Method for enhancing ohmic contact of gallium oxide semiconductor device
CN103975439B (en) Bipolar junction-type transistor structure and the method that manufactures it for the current crowding of reduction
CN110265516B (en) Deep ultraviolet LED chip and preparation method thereof
CN108281491A (en) A kind of silicon carbide power device and preparation method thereof with step structure
CN108682695A (en) A kind of high current low forward voltage drop SiC schottky diode chip and preparation method thereof
CN110085681A (en) A kind of gallium oxide PN heterojunction diode and preparation method thereof
CN106298967A (en) Silicon carbide diode and preparation method thereof
CN109830529A (en) Super-pressure silicon carbide thyristor of speed and preparation method thereof is opened in a kind of promotion
CN107170680A (en) A kind of GaN base Schottky diode preparation method of quasi- vertical stratification
TW200812110A (en) Vertical nitride semiconductor light emitting diode and method of manufacturing the same
CN106952966A (en) Gallium nitride Schottky diode and preparation method thereof
CN108198849A (en) A kind of Zener diode and its manufacturing method
CN114497233A (en) Low-voltage table TVS semiconductor chip and manufacturing method thereof
CN110190128A (en) A kind of MOSFET element and preparation method thereof of silicon carbide bilateral depth L shape base region structure
CN106129126A (en) A kind of trench schottky diode and preparation method thereof
CN208478345U (en) A kind of high current low forward voltage drop SiC schottky diode chip
CN105957884A (en) Split-gate gate trench structure and trench schottky diode and preparation method therefor
CN108231912B (en) GaN-based JBS and super junction mixed structure diode and manufacturing method thereof
CN206059399U (en) A kind of trench schottky diode
CN106971943A (en) The manufacture method of the longitudinal type device of epitaxial layer of gallium nitride growth on a silicon substrate
CN208077977U (en) A kind of deep ultraviolet LED epitaxial structure of same side structure
CN111106182A (en) Schottky device groove structure and preparation method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant