CN106843436A - A kind of reset control module and repositioning method - Google Patents
A kind of reset control module and repositioning method Download PDFInfo
- Publication number
- CN106843436A CN106843436A CN201710044768.2A CN201710044768A CN106843436A CN 106843436 A CN106843436 A CN 106843436A CN 201710044768 A CN201710044768 A CN 201710044768A CN 106843436 A CN106843436 A CN 106843436A
- Authority
- CN
- China
- Prior art keywords
- reset
- state
- control module
- module
- reset control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/24—Resetting means
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Microcomputers (AREA)
Abstract
The invention discloses a kind of reset control module, the reset control module is integrated in chip, chip includes at least one functional module, the reset control module judges required reset types by register configuration content, functional module carries out growing reset or short reset in control chip, the unnecessary module initialization time is reduced, chip operation efficiency is improved.The invention also discloses a kind of repositioning method, the repositioning method controls each functional module to be resetted accordingly by the reset types needed for functional module in detection chip by reset control chip, and process is simple, convenient to implement.
Description
Technical field
The present invention relates to technical field of integrated circuits, more precisely it is related to a kind of reset control module and repositioning method.
Background technology
In the applied system design of Digital Signal Processing, reset processing is basic but extremely key a problem.
Reset is by the sequential device initialization of hold mode in circuit, so that the state initialization of circuit.Carrying out circuit system
During design, each system is required for a control unit for being capable of proper reset whole system, in system electrification to system
Middle each unit circuit and chip carry out the reset control of the overall situation.For chip, it is also desirable to ensure that chip is carried out when upper electric
Reset, initialize the various pieces of chip internal, to ensure that chip internal each several part enters a state for determination.In circuit system
During system design, special reset chip is typically set in system, Special reset chip combination peripheral circuit composition resets and controls
Circuit processed, reset control circuit output Global reset control signal, resets to all of chip in system.Correspondingly,
In design chips, it is necessary to specially design the control pin that resets, by this reset control pin, the Global reset control of system
Signal processed can be input into chip, make chip reset.Need to be externally controlled the reset of chip due to being separately provided reset chip, increase
The difficulty of circuit design is added, while increased manufacturing cost.In order to solve the above problems, existing settling mode is in chip
In integrated reset control chip, the Self-resetting of chip is realized, while by a reset for chip controls each unit circuit, circuit
Design is more succinct, in hgher efficiency.Existing chip control module can be carried out when being resetted to all logics of chip internal
Reset, the type for needing to reset will not be made a distinction, and working as chip internal has such as complicated simulation of this class of flash memory module
During module, the initialization of such analog module can be consumed a longer time, if reset is reset long, above-mentioned simulation mould every time
The each reset of block is required to consuming longer time and is initialized, and has a strong impact on the efficiency of chip, and then influence the work of circuit
Make efficiency.
The content of the invention
In view of this, it is a primary object of the present invention to provide a kind of reset control module, the reset control module set
Into in chip, chip includes at least one functional module, and the reset control module is judged by register configuration content
Required reset types, functional module carries out growing reset or short reset in control chip, reduces the unnecessary module initialization time,
Improve chip operation efficiency.
It is another object of the present invention to provide a kind of repositioning method, the repositioning method is by function in detection chip
Reset types needed for module, control each functional module to be resetted accordingly by reset control chip, and process is simple, side
Just implement.
In order to achieve the above object, the present invention provides a kind of reset control module, is integrated in chip, and the chip is also wrapped
An at least functional module is included, existence information transmission between the reset control module and the functional module, the control that resets
The repositioning information of all functional modules of module collection, and the reset control module is according to the register configuration content
Reset mode required for judging the functional module, and control the functional module grow reset or short reset.
Preferably, the reset control module has a state machine, and the state machine has a state 0, a state 1,
State 2, a state 3 and an idle condition, the reset control module judge and control according to the register configuration content
Make the reset mode of the functional module.
Preferably, the entry condition of the state 0 is：Generation electrification reset or expendable reseting event；The shape
The exit criteria of state 0 is:Electrification reset terminates, expendable reseting event terminates, internal quick crystal oscillator has run 10
It is more than the cycle and Voltagre regulator can stablize provide voltage to the chip internal logic.
Preferably, the entry condition of the state 1 is：There is effective reseting event long or meet exiting for state 0
Condition；The exit criteria of the state 1 is：Effective reseting event long terminates and internal quick crystal oscillator runs in state 1
Time exceedes the recall times of flash memory module requirement.
Preferably, the entry condition of the state 2 is：Meet the exit criteria of state 1.The exit criteria of the state 2
For：The functional module initialization terminates.
Preferably, the entry condition of the state 3 is：There is effective short reseting event or meet exiting for state 2
Condition；The exit criteria of the state 3 is：Effective short reseting event terminates and reseting port has been released.
Preferably, the entry condition of the idle condition is：Meet the exit criteria of state 3；The idle condition is moved back
Going out condition is：Generation electrification reset, expendable reseting event, effective reseting event long or effective short reset thing
Part.
The present invention also provides a kind of schematic flow sheet of repositioning method, and the repositioning method is based on the reset control module
11, including step：
(A) detection of reset control module and reset mode needed for arbitration functions module；
(B) reset control module control function module carries out growing reset or short reset.
Compared with prior art, the advantage of a kind of reset control module disclosed by the invention and repositioning method is：It is described
Reset control module is integrated, and in chip, integrated functional module is resetted in control chip, while controlling integrated circuit
Reset, circuit integration is high, and chip efficiency is high；The reset control module is by distinguishing the reset carried out required for functional module
It is resetted Type Control, and the time required to substantially reducing reset, chip operation efficiency is greatly improved；The repositioning method is based on institute
Reset control module is stated, process is simple, convenient to implement.
Brief description of the drawings
In order to illustrate more clearly about the embodiment of the present invention or technical scheme of the prior art, below will be to embodiment or existing
The accompanying drawing to be used needed for having technology description is briefly described, it should be apparent that, drawings in the following description are only this
Some embodiments of invention, for those of ordinary skill in the art, on the premise of not paying creative work, can be with
Other accompanying drawings are obtained according to these accompanying drawings.
It is as shown in Figure 1 a kind of integrated schematic diagram in chip of reset control module of the invention.
It is illustrated in figure 2 the schematic diagram of the reset state machine of the reset control module.
It is illustrated in figure 3 a kind of schematic flow sheet of repositioning method of the invention.
Specific embodiment
As shown in figure 1, a kind of reset control module 11 of the invention is integrated in a chip 10, the chip 10 is also integrated
At least one functional module 12, is respectively present information biography between the reset control module 11 and each described functional module 12
Pass.The reset control module 11 collects the repositioning information of all functional modules 12, and the reset control module 11
Information according to being collected into judge the functional module 12 required for reset mode, and control the functional module 12 to be answered
Position.Reset mode is divided into long reset and short reset two ways by the reset control module 11.When the functional module 12 is
For example during the complicated analog module such as flash memory module, it is carried out grow reset needs to initialize it, take it is more long, when only
When need to be resetted to the part logic of the functional module 12, it carries out short reset for the control of reset control module 11, omits
The initialization procedure of the functional module 12, shortens resetting time, improves the operating efficiency of the chip 10.
The reset state machine schematic diagram of the reset control module 11 is illustrated in figure 2, with 5 states, respectively shape
State 0 (PHASE0), state 1 (PHASE1), state 2 (PHASE2), state 3 (PHASE3) and idle condition (IDLE).It is described multiple
Position control module 11 judges according to state machine and controls reset mode.Above-mentioned state is respectively provided with an entry condition and and exits bar
Part, the reset control module 11 enters or exits particular state under different conditions.It is with the functional module 12 below
Situation during flash memory module is illustrated to the reset state machine.The entry condition of state 0 is in the reset state machine：Hair
Raw electrification reset or expendable reseting event.Wherein electrification reset is the reset after the chip 10 is just switched on power supply, this
All logics of Shi Suoshu chips 10 can all be resetted, and flash memory module can carry out recall, then carry out initialization procedure.No
Recoverable reseting event refers to that the time that critical registers and memory cell content are lost can be caused, and resets in this case
Processing mode is identical with electrification reset, and all logics of the chip 10 can be resetted, and flash memory module can carry out recall,
Then initialization procedure is carried out.The exit criteria of state 0 is in the reset state machine：Upper electricity terminates；Expendable reset
Event terminates；Internal quick crystal oscillator has run 10 more than the cycle；Voltagre regulator can stablize offer voltage to the core
The internal logic of piece 10.The entry condition of the state 1 is：There is effective reseting event long or meet exiting for state 0
Condition.The exit criteria of the state 1 is：Effective reseting event long terminates and internal quick crystal oscillator runs in state 1
Time exceedes the recall times of flash memory module requirement.The entry condition of the state 2 is：Meet the exit criteria of state 1.Institute
The exit criteria for stating state 2 is：Flash memory module initialization terminates.The entry condition of the state 3 is：There is effective short reset
Event meets the exit criteria of state 2.The exit criteria of the state 3 is：Effective short reseting event terminates and multiple
Bit port has been released.Wherein reseting port can be pulled to low level and come outside when any reset occurs, all by the chip 10
Boundary indicates to there occurs reset inside the chip 10.The entry condition of the idle condition is：Meet the exit criteria of state 3.
The exit criteria of the idle condition is：Generation electrification reset, expendable reseting event, effective reseting event long or
Effective short reseting event.After exiting the idle condition, according to different exit criterias, the reset state machine enters other
Different state, for example, when there is electrification reset or expendable reseting event, the reset control module is by the sky
Not busy state enters the state 0；When there is effective reseting event long, the reset control module is by the idle condition
Into the state 1, this process is a reseting procedure long；When there is effective short reseting event, the reset control
Module is to enter the state 3 by the idle condition, and this process is a short reseting procedure.Institute after the reseting procedure long
Stating flash memory module needs to initialize again, and the flash memory module is without initialization after the short reseting procedure.The control that resets
Module 11 is distinguished to reset mode, when that need not carry out growing reset, can be omitted by the short completion reseting procedure that resets
Flash memory module initialization procedure, reduces the reset cost time.
A kind of schematic flow sheet of repositioning method of the invention is illustrated in figure 3, the repositioning method is based on the reset
Control module 11, including step：
(A) detection of reset control module and reset mode needed for arbitration functions module；
(B) reset control module control function module carries out growing reset or short reset.
The foregoing description of the disclosed embodiments, enables professional and technical personnel in the field to realize or uses the present invention.
Various modifications to these embodiments will be apparent for those skilled in the art, as defined herein
General Principle can be realized in other embodiments without departing from the spirit or scope of the present invention.Therefore, the present invention
The embodiments shown herein is not intended to be limited to, and is to fit to and principles disclosed herein and features of novelty phase one
The scope most wide for causing.
Claims (8)
1. a kind of reset control module, is integrated in chip, and the chip also includes an at least functional module, it is characterised in that
Existence information transmission between the reset control module and the functional module, the reset control module collects all work(
The repositioning information of energy module, and the reset control module is according to required for register configuration content judges the functional module
Reset mode, and control the functional module grow reset or short reset.
2. reset control module as claimed in claim 1, it is characterised in that the reset control module has a state machine,
The state machine has a state 0, a state 1, a state 2, a state 3 and an idle condition, the reset control module
The reset mode of the functional module is judged and controlled according to the register configuration content.
3. reset control module as claimed in claim 2, it is characterised in that the entry condition of the state 0 is：Electricity in generation
Reset or expendable reseting event；The exit criteria of the state 0 is:Electrification reset terminates, expendable reset thing
Part terminates, internal quick crystal oscillator has run 10 more than the cycle and Voltagre regulator can stablize offer voltage to the core
The internal logic of piece.
4. reset control module as claimed in claim 3, it is characterised in that the entry condition of the state 1 is：Occur effective
Reseting event long or meet the exit criteria of state 0；The exit criteria of the state 1 is：Effective reseting event knot long
Run time exceedes the recall times that flash memory module is required to the quick crystal oscillator of beam and inside in state 1.
5. reset control module as claimed in claim 4, it is characterised in that the entry condition of the state 2 is：Meet state
1 exit criteria.The exit criteria of the state 2 is：The functional module initialization terminates.
6. reset control module as claimed in claim 5, it is characterised in that the entry condition of the state 3 is：Occur effective
Short reseting event or meet the exit criteria of state 2；The exit criteria of the state 3 is：Effective short reseting event knot
Beam and reseting port has been released.
7. reset control module as claimed in claim 6, it is characterised in that the entry condition of the idle condition is：Meet
The exit criteria of state 3；The exit criteria of the idle condition is：Generation electrification reset, expendable reseting event, effectively
Reseting event long or effective short reseting event.
8. a kind of schematic flow sheet of repositioning method, the repositioning method is based on the reset control module 11, including step：
(A) detection of reset control module and reset mode needed for arbitration functions module；
(B) reset control module control function module carries out growing reset or short reset.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710044768.2A CN106843436A (en) | 2017-01-20 | 2017-01-20 | A kind of reset control module and repositioning method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710044768.2A CN106843436A (en) | 2017-01-20 | 2017-01-20 | A kind of reset control module and repositioning method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106843436A true CN106843436A (en) | 2017-06-13 |
Family
ID=59119451
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710044768.2A Pending CN106843436A (en) | 2017-01-20 | 2017-01-20 | A kind of reset control module and repositioning method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106843436A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109407807A (en) * | 2018-09-29 | 2019-03-01 | 上海东软载波微电子有限公司 | A kind of chip reset circuit, repositioning method and MCU chip |
| CN111625075A (en) * | 2020-05-20 | 2020-09-04 | 天津芯海创科技有限公司 | Software configurable reset device and method |
| CN111857304A (en) * | 2020-07-28 | 2020-10-30 | 山东云海国创云计算装备产业创新中心有限公司 | Chip reset control method, device, equipment and storage medium |
| CN112543018A (en) * | 2020-12-11 | 2021-03-23 | 深圳开立生物医疗科技股份有限公司 | Ultrasonic equipment chip resetting method and device and ultrasonic system |
| CN114661127A (en) * | 2022-05-24 | 2022-06-24 | 武汉凌久微电子有限公司 | Reset circuit, reset method and chip |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1770106A (en) * | 2004-11-04 | 2006-05-10 | 华为技术有限公司 | Reset information saving method for communication equipment |
| CN104142726A (en) * | 2013-05-09 | 2014-11-12 | 中国科学院微电子研究所 | chip reset protection method and chip |
-
2017
- 2017-01-20 CN CN201710044768.2A patent/CN106843436A/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1770106A (en) * | 2004-11-04 | 2006-05-10 | 华为技术有限公司 | Reset information saving method for communication equipment |
| CN104142726A (en) * | 2013-05-09 | 2014-11-12 | 中国科学院微电子研究所 | chip reset protection method and chip |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109407807A (en) * | 2018-09-29 | 2019-03-01 | 上海东软载波微电子有限公司 | A kind of chip reset circuit, repositioning method and MCU chip |
| CN111625075A (en) * | 2020-05-20 | 2020-09-04 | 天津芯海创科技有限公司 | Software configurable reset device and method |
| CN111857304A (en) * | 2020-07-28 | 2020-10-30 | 山东云海国创云计算装备产业创新中心有限公司 | Chip reset control method, device, equipment and storage medium |
| CN111857304B (en) * | 2020-07-28 | 2022-03-22 | 山东云海国创云计算装备产业创新中心有限公司 | Chip reset control method, device, equipment and storage medium |
| CN112543018A (en) * | 2020-12-11 | 2021-03-23 | 深圳开立生物医疗科技股份有限公司 | Ultrasonic equipment chip resetting method and device and ultrasonic system |
| CN114661127A (en) * | 2022-05-24 | 2022-06-24 | 武汉凌久微电子有限公司 | Reset circuit, reset method and chip |
| CN114661127B (en) * | 2022-05-24 | 2022-09-06 | 武汉凌久微电子有限公司 | Reset circuit, reset method and chip |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106843436A (en) | A kind of reset control module and repositioning method | |
| US7275164B2 (en) | System and method for fencing any one of the plurality of voltage islands using a lookup table including AC and DC components for each functional block of the voltage islands | |
| US8378741B2 (en) | Multiple circuit blocks with interblock control and power conservation | |
| CN103440216B (en) | A kind of by I2C from the chip of equipment debugging MCU and method | |
| CN107678532A (en) | A kind of low-power dissipation SOC wake module and low-power dissipation SOC | |
| CN106452394B (en) | A kind of clock switching construction with auto-reset function | |
| CN107939718A (en) | A kind of server fan method of controlling rotation based on CPLD FPGA | |
| CN101515019B (en) | Dynamic boundary scanning chain test method based on programmable devices | |
| US20150220672A1 (en) | Method and apparatus for modelling power consumption of integrated circuit | |
| EP3729646B1 (en) | Circuit for selectively providing clock signals | |
| WO2016076963A1 (en) | System and method for preparing partially reconfigurable circuit designs | |
| US7958476B1 (en) | Method for multi-cycle path and false path clock gating | |
| CN104793723A (en) | Low-power-consumption control circuit based on level detection | |
| Oruganti et al. | Design of a power efficient SPI interface | |
| CN107015627A (en) | A kind of CPU method for realizing low power consumption based on scan chain | |
| Christoforakis et al. | Dithering-based power and thermal management on FPGA-based multi-core embedded systems | |
| US9525423B1 (en) | Power distribution network IP block | |
| CN108490826A (en) | A kind of controller and its control method for embedded control system | |
| CN204808309U (en) | Watchdog module IP kernel based on APB interface | |
| CN111459785B (en) | Clock processing circuit in chip debugging mode and clock processing method thereof | |
| CN103163451A (en) | Super computing system oriented self-gating boundary scan test method and device | |
| Nag et al. | An autonomous clock gating technique in finite state machines based on registers partitioning | |
| CN104038187B (en) | A kind of integrated progression hybrid operation SPWM generator and realize method | |
| CN105652186A (en) | Chip high-speed testing circuit and testing method | |
| JP3779073B2 (en) | Clock control device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Address after: 215011 23rd Floor, Building 3, Suzhou Pioneer Park, 209 Zhuyuan Road, Suzhou High-tech Zone, Jiangsu Province Applicant after: Suzhou Guoxin Technology Co., Ltd. Address before: 215011 23rd Floor, Building 3, Suzhou Pioneer Park, 209 Zhuyuan Road, Suzhou High-tech Zone, Jiangsu Province Applicant before: C*Core Technology (Suzhou) Co., Ltd. |
|
| CB02 | Change of applicant information | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170613 |
|
| RJ01 | Rejection of invention patent application after publication |