CN106230665A - Debugger - Google Patents
Debugger Download PDFInfo
- Publication number
- CN106230665A CN106230665A CN201610814612.3A CN201610814612A CN106230665A CN 106230665 A CN106230665 A CN 106230665A CN 201610814612 A CN201610814612 A CN 201610814612A CN 106230665 A CN106230665 A CN 106230665A
- Authority
- CN
- China
- Prior art keywords
- interface
- debugger
- circuit
- communication
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/50—Testing arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/08—Protocols for interworking; Protocol conversion
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer Security & Cryptography (AREA)
- Power Sources (AREA)
- Information Transfer Systems (AREA)
Abstract
The invention discloses a kind of debugger, including: interface conversion chip, power module, usb interface module and communication interface module, described interface conversion chip respectively with described power module, usb interface module and described communication interface module connect, described usb interface module is connected with host computer, described interface conversion chip includes first passage interface and second channel interface, described first passage interface and described second channel interface respectively with described usb interface module transparent data, described communication interface module includes several communication interfaces, described first passage interface and described second channel interface are connected with one of them communication interface in described communication interface module respectively, described first passage interface and described second channel interface work simultaneously.The debugger that the present invention proposes, it is possible to realize the dual pathways, multi-communication agreement interconnection, improve the development efficiency of developer.
Description
Technical field
The present invention relates to electronic communication technology field, particularly relate to a kind of debugger.
Background technology
In the exploitation of telecommunications product, needing to use debugger to carry out dependence test, debugger passes through USB with upper
Machine connects, and after host computer and debugger identification, carries out communication by certain communications protocol and commissioning device.
Existing debugger all uses communications protocol and the commissioning device communication of single channel, solidification, in actual design,
Developer is frequently encountered by communication interface agreement and does not mates, or communication interface can not meet the problem that design requires, causes leading to
News agreement is restricted, and when needing the communications protocol checking or debugging other interface, would have to change other debugger
Carry out communication, debugging, strong influence working performance, and in protocol conversion, stability, reliability is the most poor, in addition
Owing to being single channel communication, it is impossible to effectively record during debugging, analyze Debugging message, affect development efficiency.
Summary of the invention
In view of above-mentioned condition, the present invention provides a kind of debugger, solves that prior art communications protocol is single, fixing and operation
The problem that efficiency is slow.
Debugger according to embodiments of the present invention, including: interface conversion chip, power module, usb interface module and communication
Interface module, described interface conversion chip is respectively with described power module, usb interface module and described communication interface module even
Connecing, described usb interface module is connected with host computer, and described interface conversion chip includes that first passage interface and second channel connect
Mouthful, described first passage interface and described second channel interface respectively with described usb interface module transparent data, described communication connects
Mouth die block include several communication interfaces, described first passage interface and described second channel interface respectively with described communication interface
One of them communication interface in module connects, and described first passage interface and described second channel interface work simultaneously.
Debugger according to embodiments of the present invention, has twin-channel channel interface, and user can select different communications
Agreement is simultaneous communications in two passages, it is achieved the dual pathways, multi-communication agreement interconnect, and are shown by USB timesharing, analyze, are debugged
Facility information, it is simple to developer debugs product flexibly, when needs switching communications protocol, it is only necessary to more adapt at host computer
Journey software can realize the switching of communications protocol, it is not necessary to changes commissioning device, it is simple to analyzes, and occur in solution communication asks
Topic, is greatly improved the development efficiency of developer, additionally, due to twin-channel channel interface and USB interface transparent data, it is possible to
The application software of each company exploitation in compatible host computer is compatible good.
It addition, debugger according to the above embodiment of the present invention, it is also possible to have a following additional technical characteristic:
Further, in one embodiment of the invention, described second channel interface include the first subchannel interface and
Second subchannel interface, works when described first subchannel interface is different with described second subchannel interface.
Further, in one embodiment of the invention, described USB interface includes that usb circuit, described USB connect
Mouth circuit includes that protection circuit, electrostatic protection device and common mode inductance, described protection circuit include transient voltage suppressor
With the first magnetic bead, one end of described first magnetic bead connects power input, the other end of described first magnetic bead and described transient electrical
Constraining diode processed to be connected, described electrostatic protection device is connected with described common mode inductance.
Further, in one embodiment of the invention, described power module includes electric power management circuit, described power supply
Management circuit includes filter circuit, stabilivolt, feedback circuit, filter capacitor and secondary filter circuit, described secondary filter circuit
At least including the second magnetic bead, one end of described filter circuit connects power input, described filtered electrical by described first magnetic bead
The other end on road connects the input of described stabilivolt, and the outfan of described stabilivolt is connected with one end of described feedback circuit,
The other end of described feedback circuit is connected with one end of described filter capacitor, the other end of described filter capacitor and described second magnetic
Pearl is connected, and described filter circuit provides decoupling effect to the outfan of described stabilivolt.
Further, in one embodiment of the invention, described debugger also includes stabilization reset circuit, described anti-
Shake reset circuit includes that integrating circuit, peaker and audion, the base stage of described audion are connected with described peaker,
The colelctor electrode of described audion is connected with described integrating circuit.
Further, in one embodiment of the invention, described debugger also includes that system communication agreement firmware starts
Circuit, described system communication agreement firmware start-up circuit includes that EEPROM, described EEPROM are used for placing user profile or having compiled
The firmware translated.
Further, in one embodiment of the invention, described communication interface module include SPI, I2C, JTAG,
FIFO, RS232, RS485, described RS485 uses non-polar 485 chip.
Further, in one embodiment of the invention, described debugger also includes switching machine, and described switching machine is respectively
Be connected with described first passage interface and described second channel interface, described switching machine be used for switching described first passage interface or
The communications protocol of described second channel interface.
Further, in one embodiment of the invention, described interface conversion chip uses FT2232HL chip.
Further, in one embodiment of the invention, the pcb board of described debugger uses double-decker, described PCB
Plate includes top plate and bottom plate, and the components and parts of described debugger are located on described top plate.
The additional aspect of the present invention and advantage will part be given in the following description, and part will become from the following description
Obtain substantially, or recognized by the practice of the present invention.
Accompanying drawing explanation
Above-mentioned and/or the additional aspect of the present invention and advantage are from combining the accompanying drawings below description to embodiment and will become
Substantially with easy to understand, wherein:
Fig. 1 is the structured flowchart of debugger according to an embodiment of the invention；
Fig. 2 is the structured flowchart of debugger according to another embodiment of the present invention；
Fig. 3 is the way circuit figure of debugger according to another embodiment of the present invention；
Fig. 4 is the usb circuit figure in Fig. 3；
Fig. 5 is the electric power management circuit figure in Fig. 3；
Fig. 6 is the stabilization reset circuit figure in Fig. 3；
Fig. 7 is the system communication agreement firmware start-up circuit figure in Fig. 3；
Fig. 8 is the circuit diagram of the first passage interface in Fig. 3；
Fig. 9 is the circuit diagram of the second channel interface in Fig. 3.
Detailed description of the invention
For the ease of understanding the present invention, below with reference to relevant drawings, the present invention is described more fully.In accompanying drawing
Give some embodiments of the present invention.But, the present invention can realize in many different forms, however it is not limited to institute herein
The embodiment described.On the contrary, providing the purpose of these embodiments is to make to the disclosure more thoroughly comprehensively.
It should be noted that when element is referred to as " being fixedly arranged on " another element, and it can be directly on another element
Or element placed in the middle can also be there is.When an element is considered as " connection " another element, and it can be to be directly connected to
To another element or may be simultaneously present centering elements.Term as used herein " vertical ", " level ", " left ",
" right ", " on ", D score and similar statement for illustrative purposes only rather than instruction or the device of hint indication or unit
Part must have specific orientation, with specific azimuth configuration and operation, be therefore not considered as limiting the invention.
In the present invention, unless otherwise clearly defined and limited, term " install ", " being connected ", " connection ", " fixing " etc.
Term should be interpreted broadly, and connects for example, it may be fixing, it is also possible to be to removably connect, or be integrally connected；It can be machine
Tool connects, it is also possible to be electrical connection；Can be to be joined directly together, it is also possible to be indirectly connected to by intermediary, can be two units
Connection within part.For the ordinary skill in the art, can understand that above-mentioned term is at this as the case may be
Concrete meaning in bright.Term as used herein " and/or " include the arbitrary of one or more relevant Listed Items and
All of combination.
Refer to Fig. 1, the debugger that one embodiment of the invention proposes, including: interface conversion chip 10, power module 20,
Usb interface module 30 and communication interface module 40, described interface conversion chip 10 respectively with described power module 20, USB interface
Module 30 and described communication interface module 40 connect, and described usb interface module 30 is connected with host computer, described interface conversion chip
10 include first passage interface 101 and second channel interface 102, described first passage interface 102 and described second channel interface
102 respectively with described usb interface module 30 transparent data, described communication interface module 40 includes several communication interfaces, described
First passage interface 101 and described second channel interface 102 respectively with one of them communication in described communication interface module 40
Interface connects, and described first passage interface 101 and described second channel interface 102 work simultaneously.
The debugger that the present embodiment proposes, has twin-channel channel interface, and user can select different communications protocol
Simultaneous communications in two passages, it is achieved the dual pathways, multi-communication agreement interconnect, is shown by USB timesharing, analyzes, commissioning device
Information, it is simple to developer debugs product flexibly, when needs switching communications protocol, it is only necessary to soft in host computer change programming
Part can realize the switching of communications protocol, it is not necessary to changes commissioning device, it is simple to analyzes, and solves produced problem in communication, greatly
The big development efficiency improving developer, additionally, due to twin-channel channel interface and USB interface transparent data, it is possible to compatible
The application software of each company exploitation in host computer is compatible good.
Refer to Fig. 2 and Fig. 3, the debugger that another embodiment of the present invention proposes, including: interface conversion chip 10, power supply
Module 20, usb interface module 30 and communication interface module 40, in the present embodiment, described interface conversion chip 10 mainly uses
FT2232HL chip, has programmable functions, and improves on the basis of FT2232HL chip.
Described interface conversion chip 10 respectively with described power module 20, usb interface module 30 and described communication interface mould
Block 40 connects, and described usb interface module 30 is connected with host computer, and in the present embodiment, described usb interface module 30 uses USB
2.0。
Described interface conversion chip 10 includes first passage interface 101 and second channel interface 102, first passage interface
101 corresponding A DBUS0 to ACBUS7 in figure 3, second channel interface 102 corresponding BDBUS0 to SUSPEND in figure 3.Described
One channel interface 101 and described second channel interface 102 work simultaneously, described first passage interface 102 and described second channel
Interface 102 respectively with described usb interface module 30 transparent data.Described second channel interface 102 includes the first subchannel interface
1021 and second subchannel interface 1022, the first subchannel interface 1021 corresponding BDBUS0 to BDBUS7 in figure 3, the second son is logical
Pipeline joint 1022 is in figure 3 to BCBUS0 to SUSPEND.Described first subchannel interface 1021 and described second subchannel interface
1022 work time different.Described communication interface module 40 includes several communication interfaces, described first subchannel interface 1021,
Two subchannel interfaces 1022 and described second channel interface 102 respectively with one of them communication in described communication interface module 40
Interface connects.Described communication interface module 40 includes SPI, I2C, JTAG, FIFO, RS232, RS485, the most described first subchannel
Interface the 1021, second subchannel interface 1022 and described second channel interface 102 respectively with SPI, I2C, JTAG, FIFO,
In RS232, RS485, one of them interface carries out communication.Due to described first passage interface 101 and described second channel interface
102 work simultaneously, and work when described first subchannel interface 1021 and described second subchannel interface 1022 are different, therefore,
When reality is implemented, needing docking port to carry out rational proportion, the most described first subchannel interface 1021 connects SPI interface, institute
Stating the second subchannel interface 1022 and connect I2C interface, described second channel interface 102 connects jtag interface, at this point it is possible to select
Described first subchannel interface 1021 carries out SPI communication, and the most described second channel interface 102 carries out JTAG communication, or choosing
Selecting described second subchannel interface 1022 and carry out I2C communication, the most described second channel interface 102 carries out JTAG communication.
In the present embodiment, described USB interface 30 includes usb circuit, refers to Fig. 4, and described usb circuit includes
Protection circuit, electrostatic protection device and common mode inductance FB4, described protection circuit includes transient voltage suppressor D3 and first
Magnetic bead FB3, described transient voltage suppressor D3 plays over-current over-voltage protection function.Described first magnetic bead FB3 uses ferrum oxygen
Body magnetic bead, plays the effect of isolation filter.One end of described first magnetic bead FB3 connects power input, described first magnetic bead FB3
The other end be connected with described transient voltage suppressor D3, described electrostatic protection device is connected with described common mode inductance FB4,
The quantity of described electrostatic protection device is two, i.e. includes ESD1 and ESD2, and in the present embodiment, ESD1 and ESD2 is macromolecule
The electrostatic protection device of compound, the combination of described electrostatic protection device and described common mode inductance FB4 can be effectively improved anti-quiet
The grade of electricity protection and the interference of common-mode noise.
In the present embodiment, described power module 20 includes electric power management circuit, refers to Fig. 5, described electric power management circuit
Including filter circuit, stabilivolt U4, feedback circuit, filter capacitor and secondary filter circuit, described secondary filter circuit includes
Two magnetic bead FB5, electric capacity C22 and C23, described filter circuit includes the first magnetic bead FB3 and electric capacity C25, C26.Described feedback circuit
Including resistance R19, R21 and electric capacity C27, it is ensured that stablizing of output voltage.Described filter capacitor includes electric capacity C13, C14, C24,
Capacitance can be regulated, it is ensured that the good frequency characteristic of output frequency.Described secondary filter circuit is for improving the stability of circuit
And capacity of resisting disturbance.One end of described filter circuit connects power input, described filter circuit by described first magnetic bead FB3
The other end connect described stabilivolt U4 input, the outfan of described stabilivolt U4 and one end phase of described feedback circuit
Even, the other end of described feedback circuit is connected with one end of described filter capacitor, the other end of described filter capacitor and described the
Two magnetic bead FB5 are connected, and described filter circuit provides decoupling effect to the outfan of described stabilivolt U4.
In the present embodiment, described debugger also includes stabilization reset circuit, refers to Fig. 6, and described stabilization resets electric
Road includes that integrating circuit, peaker and audion Q1, the base stage of described audion Q1 are connected with described peaker, described three
The colelctor electrode of pole pipe Q1 is connected with described integrating circuit.Described integrating circuit includes resistance R11 and electric capacity C29, described differential electricity
Road includes electric capacity C28 and resistance R9, R17, and described stabilization reset circuit is used for providing the time delay of enough low level times, i.e.
Just power supply has slight shaking interference, can guarantee that system effectively resets.
In the present embodiment, described debugger also includes system communication agreement firmware start-up circuit, refers to Fig. 7, described system
System communications protocol firmware start-up circuit includes EEPROM, i.e. U3 in Fig. 7, described EEPROM are used for placing user profile or having compiled
Good firmware.After described EEPROM electrifying startup, the information of client will be read, communication can also be changed by programming simultaneously and assist
View, compiled program, is burnt in EEPROM.The most in the present embodiment, programmable firmware is placed on PC end and runs, just
In the communications protocol that the selection of user flexibility is different, user friendly selection.
In the present embodiment, described communication interface module 40 includes SPI, I2C, JTAG, FIFO, RS232, RS485, refers to
Fig. 8, it is arbitrary that described first passage interface 101 (i.e. ADBUS0 to ACBUS7 in Fig. 8) connects in UART, JTAG, SPI, I2C
Interface circuit, in Fig. 8, J1 is UART interface, and J2 is JTAG/SPI interface, and J3 is I2C interface, has ESD in the position of interface
Protection device, improves the electrostatic capacity of resisting disturbance of whole system.
Referring to Fig. 9, described first subchannel interface 1021 (i.e. BDBUS0 to BDBUS7 in Fig. 9) connects J5 (in Fig. 9
J5 is SPI), described second subchannel interface 1022 (i.e. BCBUS0 to SUSPEND in Fig. 9) connects U2, and (in Fig. 9, U2 is
RS485).In the present embodiment, U2 uses non-polar 485 chip, concrete employing TP485E chip, even if for realizing user's anti-plug
Interface also can guarantee that normal work.This two-way communication interface of J5 and U2 is that the application software by host computer switches over, also
Can be switched by the firmware that startup is schemed in described EEPROM.Non-polar TP485E chip and other non-polar 485 chips
Realize in technology and have bigger superiority on capacity of resisting disturbance.In nonpolarity hybrid network, bus is because pulling up, drop-down electricity
Resistance is not fixed.Bus AB pressure reduction can change along with load.AB pressure reduction is only+13.5mV.When AB line reverse polarity connection, bus
The when of upper whole frame data, start bit is by high step-down, and stop bits has low uprising.General RS485 chip, V+, V-are
Negative value, in this case, cannot communication.And the V+ of TP485E, V-are distributed in 0V two then, when AB line reverse polarity connection, because of
For the forward turn threshold of TP485E at+75mV.So after entrance high-impedance state, TP485E does not overturns, persistently maintain low level
State, when > 100ms time, it is achieved that polarity identification, start communication from the second frame data normal.
Please continue to refer to Fig. 2, described debugger also includes switching machine 50, described switching machine 50 respectively with described first passage
Interface 101 and described second channel interface 102 connect, and described switching machine 50 is used for switching described first passage interface 101 or institute
Stating the communications protocol of second channel interface 102, when being embodied as, described switching machine 50 arranges button by using on debugger
Mode realize.
In the present embodiment, the pcb board of described debugger uses double-decker, and described pcb board includes top plate and bottom plate,
The components and parts of described debugger are located on described top plate, and bottom plate is used for cabling and floor file, and debugging is got up quick and easy, protects
Hold the integrity of pcb board, and the integrity of whole plank signal.
According to one embodiment of present invention, when needs switching communications protocol, except using switching machine 50, it is also possible to only
Needing can realize the switching of communications protocol at host computer change programming software, Software Architecture Design uses C/C++ to write, real
The conversion of existing communications protocol.Such as when needing to switch to JTAG, the principal function code that design JTAG is suitable for, such as, principal function generation
Code is as follows:
After principal function compiles on VC2010, being connected to debugging, run and perform, now, debugger can connect any tool
There is the equipment of jtag interface, carry out data communication.Do not rely on any platform, it is also possible to come with any third-party application software
Debugging.Same method, different code, it is possible to achieve the setting of the communications protocol such as I2C, SPI, FIFO, at dual channel mode
Realize the communication of USB to SPI, I2C, JTAG, FIFO, RS232, RS485 simultaneously.
The debugger that the present invention proposes is capable of the dual pathways, multi-communication agreement interconnection, it is simple to debugging electronic development equipment,
In commissioning device, it is not necessary to change commissioning device, two kinds of different communications protocol can be debugged in the dual pathways simultaneously simultaneously,
It is easy to analyze, solves produced problem in communication, be greatly improved the development efficiency of developer, this debugger, can be cross-platform,
It is applied to any platform, including Android, inux, Windows CE and the debugging of all of embedded system.The most permissible
For verifying electronic development version data, whether logical relation reaches the requirement of design, is debugged by communications protocol, the product of analysis
Product are developed, and burning program can be applied to this debugger.
Represent in the drawings or the logic described otherwise above at this and/or step, for example, it is possible to be considered as reality
The sequencing list of the executable instruction of existing logic function, may be embodied in any computer-readable medium, for instruction
Execution system, device or equipment (system such as computer based system, including processor or other can perform system from instruction
System, device or equipment instruction fetch also perform the system of instruction) use, or combine these instruction execution systems, device or equipment and
Use.For the purpose of this specification, " computer-readable medium " can be any can to comprise, store, communicate, propagate or transmit journey
Sequence is for instruction execution system, device or equipment or combines these instruction execution systems, device or equipment and the device that uses.
The more specifically example (non-exhaustive list) of computer-readable medium includes following: have one or more wiring
Electrical connection section (electronic installation), portable computer diskette box (magnetic device), random access memory (RAM), read only memory
(ROM), erasable read only memory (EPROM or flash memory), the fiber device edited, and portable optic disk is read-only deposits
Reservoir (CDROM).It addition, computer-readable medium can even is that and can print the paper of described program thereon or other are suitable
Medium, because then can carry out editing, interpreting or if desired with it such as by paper or other media are carried out optical scanning
His suitable method is processed to electronically obtain described program, is then stored in computer storage.
Should be appreciated that each several part of the present invention can realize by hardware, software, firmware or combinations thereof.Above-mentioned
In embodiment, the software that multiple steps or method in memory and can be performed by suitable instruction execution system with storage
Or firmware realizes.Such as, if realized with hardware, with the most the same, available well known in the art under
Any one or their combination in row technology realize: have the logic gates for data signal realizes logic function
Discrete logic, there is the special IC of suitable combination logic gate circuit, programmable gate array (PGA), on-the-spot
Programmable gate array (FPGA) etc..
In the description of this specification, reference term " embodiment ", " some embodiments ", " example ", " specifically show
Example " or the description of " some examples " etc. means to combine this embodiment or example describes specific features, structure, material or spy
Point is contained at least one embodiment or the example of the present invention.In this manual, to the schematic representation of above-mentioned term not
Necessarily refer to identical embodiment or example.And, the specific features of description, structure, material or feature can be any
One or more embodiments or example in combine in an appropriate manner.
Although an embodiment of the present invention has been shown and described, it will be understood by those skilled in the art that: not
These embodiments can be carried out multiple change in the case of departing from the principle of the present invention and objective, revise, replace and modification, this
The scope of invention is limited by claim and equivalent thereof.
Claims (10)
1. a debugger, it is characterised in that including: interface conversion chip, power module, usb interface module and communication interface
Module, described interface conversion chip is connected with described power module, usb interface module and described communication interface module respectively, institute
Stating usb interface module to be connected with host computer, described interface conversion chip includes first passage interface and second channel interface, described
First passage interface and described second channel interface respectively with described usb interface module transparent data, described communication interface module
Including several communication interfaces, described first passage interface and described second channel interface respectively with in described communication interface module
One of them communication interface connect, described first passage interface and described second channel interface work simultaneously.
Debugger the most according to claim 1, it is characterised in that described second channel interface includes the first subchannel interface
With the second subchannel interface, work when described first subchannel interface is different with described second subchannel interface.
Debugger the most according to claim 1, it is characterised in that described USB interface includes usb circuit, described USB
Interface circuit includes that protection circuit, electrostatic protection device and common mode inductance, described protection circuit include that transient voltage suppresses two poles
Pipe and the first magnetic bead, one end of described first magnetic bead connects power input, the other end of described first magnetic bead and described transition
Voltage suppression diode is connected, and described electrostatic protection device is connected with described common mode inductance.
Debugger the most according to claim 3, it is characterised in that described power module includes electric power management circuit, described
Electric power management circuit includes filter circuit, stabilivolt, feedback circuit, filter capacitor and secondary filter circuit, described secondary filter
Circuit at least includes the second magnetic bead, and one end of described filter circuit connects power input, described filter by described first magnetic bead
The other end of wave circuit connects the input of described stabilivolt, one end phase of the outfan of described stabilivolt and described feedback circuit
Even, the other end of described feedback circuit is connected with one end of described filter capacitor, the other end of described filter capacitor and described the
Two magnetic beads are connected, and described filter circuit provides decoupling effect to the outfan of described stabilivolt.
Debugger the most according to claim 4, it is characterised in that described debugger also includes stabilization reset circuit, institute
State stabilization reset circuit and include integrating circuit, peaker and audion, the base stage of described audion and described peaker
Being connected, the colelctor electrode of described audion is connected with described integrating circuit.
Debugger the most according to claim 5, it is characterised in that described debugger also includes that system communication agreement firmware opens
Galvanic electricity road, described system communication agreement firmware start-up circuit includes that EEPROM, described EEPROM are used for placing user profile or
Compiled firmware.
Debugger the most according to claim 1, it is characterised in that described communication interface module include SPI, I2C, JTAG,
FIFO, RS232, RS485, described RS485 uses non-polar 485 chip.
Debugger the most according to claim 1, it is characterised in that described debugger also includes switching machine, described switching machine
Being connected with described first passage interface and described second channel interface respectively, described switching machine is used for switching described first passage and connects
Mouth or the communications protocol of described second channel interface.
Debugger the most according to claim 1, it is characterised in that described interface conversion chip uses FT2232HL chip.
Debugger the most according to claim 1, it is characterised in that the pcb board of described debugger uses double-decker, institute
Stating pcb board and include top plate and bottom plate, the components and parts of described debugger are located on described top plate.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610814612.3A CN106230665B (en) | 2016-09-09 | 2016-09-09 | Debugging device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610814612.3A CN106230665B (en) | 2016-09-09 | 2016-09-09 | Debugging device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106230665A true CN106230665A (en) | 2016-12-14 |
| CN106230665B CN106230665B (en) | 2023-04-07 |
Family
ID=58074761
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610814612.3A Active CN106230665B (en) | 2016-09-09 | 2016-09-09 | Debugging device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106230665B (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107679002A (en) * | 2017-11-27 | 2018-02-09 | 中山路得斯空调有限公司 | A kind of data buffer storage formula communication device |
| CN107846208A (en) * | 2017-09-30 | 2018-03-27 | 深圳市艾特智能科技有限公司 | Stabilization reset circuit |
| CN107885510A (en) * | 2017-11-03 | 2018-04-06 | 北京思诺信安科技有限公司 | It is a kind of can simultaneously burning two CSTR replication tool and method for burn-recording |
| WO2018218531A1 (en) * | 2017-05-31 | 2018-12-06 | 深圳市爱夫卡科技股份有限公司 | Eeprom programming system and eeprom programming method |
| CN110703741A (en) * | 2019-11-01 | 2020-01-17 | 珠海格力电器股份有限公司 | Multifunctional communication debugging equipment |
| CN110932748A (en) * | 2019-12-03 | 2020-03-27 | 南京汇君半导体科技有限公司 | Large-scale antenna array digital wave control signal interface scheme |
| CN114895612A (en) * | 2022-07-11 | 2022-08-12 | 深圳市杰美康机电有限公司 | Simulation system and simulation control method for DSP chip |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101859482A (en) * | 2010-05-21 | 2010-10-13 | 清华大学 | Broadband signal transmission system of high-potential environment based on wireless transmission |
| CN102033807A (en) * | 2010-12-17 | 2011-04-27 | 青岛海信信芯科技有限公司 | SOC (System On Chip) chip debugging equipment, method and device |
| CN102176210A (en) * | 2010-11-30 | 2011-09-07 | 邯郸市康创电气有限公司 | Universal data acquisition system |
| CN102279827A (en) * | 2011-06-09 | 2011-12-14 | 惠州市德赛西威汽车电子有限公司 | Multifunctional communication transit box |
| CN104391770A (en) * | 2014-10-23 | 2015-03-04 | 山东维固信息科技股份有限公司 | Online debugging and upper computer communication module of SOC (system-on-chip) chip for embedded data security system |
| CN206042020U (en) * | 2016-09-09 | 2017-03-22 | 深圳市艾特智能科技有限公司 | Debugger |
-
2016
- 2016-09-09 CN CN201610814612.3A patent/CN106230665B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101859482A (en) * | 2010-05-21 | 2010-10-13 | 清华大学 | Broadband signal transmission system of high-potential environment based on wireless transmission |
| CN102176210A (en) * | 2010-11-30 | 2011-09-07 | 邯郸市康创电气有限公司 | Universal data acquisition system |
| CN102033807A (en) * | 2010-12-17 | 2011-04-27 | 青岛海信信芯科技有限公司 | SOC (System On Chip) chip debugging equipment, method and device |
| CN102279827A (en) * | 2011-06-09 | 2011-12-14 | 惠州市德赛西威汽车电子有限公司 | Multifunctional communication transit box |
| CN104391770A (en) * | 2014-10-23 | 2015-03-04 | 山东维固信息科技股份有限公司 | Online debugging and upper computer communication module of SOC (system-on-chip) chip for embedded data security system |
| CN206042020U (en) * | 2016-09-09 | 2017-03-22 | 深圳市艾特智能科技有限公司 | Debugger |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2018218531A1 (en) * | 2017-05-31 | 2018-12-06 | 深圳市爱夫卡科技股份有限公司 | Eeprom programming system and eeprom programming method |
| CN107846208A (en) * | 2017-09-30 | 2018-03-27 | 深圳市艾特智能科技有限公司 | Stabilization reset circuit |
| CN107885510A (en) * | 2017-11-03 | 2018-04-06 | 北京思诺信安科技有限公司 | It is a kind of can simultaneously burning two CSTR replication tool and method for burn-recording |
| CN107885510B (en) * | 2017-11-03 | 2021-04-09 | 黄骅市交大思诺科技有限公司 | Burning tool and burning method capable of simultaneously burning double DSPs |
| CN107679002A (en) * | 2017-11-27 | 2018-02-09 | 中山路得斯空调有限公司 | A kind of data buffer storage formula communication device |
| CN107679002B (en) * | 2017-11-27 | 2020-04-10 | 中山路得斯空调有限公司 | Main control circuit of data caching type communication device |
| CN110703741A (en) * | 2019-11-01 | 2020-01-17 | 珠海格力电器股份有限公司 | Multifunctional communication debugging equipment |
| CN110932748A (en) * | 2019-12-03 | 2020-03-27 | 南京汇君半导体科技有限公司 | Large-scale antenna array digital wave control signal interface scheme |
| CN114895612A (en) * | 2022-07-11 | 2022-08-12 | 深圳市杰美康机电有限公司 | Simulation system and simulation control method for DSP chip |
| CN114895612B (en) * | 2022-07-11 | 2022-09-27 | 深圳市杰美康机电有限公司 | Simulation system for DSP chip |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106230665B (en) | 2023-04-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106230665A (en) | Debugger | |
| CN201497985U (en) | Embedded equipment auxiliary failure analytical tool | |
| DE60305304D1 (en) | ADAPTER, MEMORY DEVICE FOR IMPLEMENTED DATA, AND METHOD FOR OPERATING A MEMORY DEVICE FOR RESTRICTED DATA | |
| US7685329B1 (en) | Detecting the presence and activity of a mass storage device | |
| CN102750252A (en) | Circuit capable of reusing universal serial bus (USB)/ universal asynchronous receiver/ transmitter (UART) interfaces and electronic device using same | |
| CN102439535A (en) | Method for reducing dynamic power dissipation and electronic device | |
| CN206042020U (en) | Debugger | |
| CN101685432A (en) | Device for realizing USB interface switching and system for realizing USB interface testing | |
| CN109411009A (en) | A kind of Flash device erasing and writing life testing system device | |
| CN102088384B (en) | Standardized multifunctional LXI (LAN based extensions for instrumentation) equipment | |
| CN103219042A (en) | Circuit capable of realizing program burning through USB interface and memory circuit | |
| CN103761202B (en) | A kind of data storage node hard disk position identification method and system | |
| CN112069000A (en) | Test circuit for compatibility of main control chip and storage chip | |
| CN210324193U (en) | Hard disk backboard extension structure | |
| CN112187252A (en) | Interface identification circuit, method, equipment and electronic equipment | |
| CN111427839A (en) | Remote online configuration and debugging method for Intel SoC FPGA | |
| CN110647481A (en) | Conversion board card and hard disk interface device | |
| CN213024374U (en) | Test circuit for compatibility of main control chip and storage chip | |
| CN208781207U (en) | A kind of exploitation debugging apparatus for 2.5 cun of 7mmSSD | |
| US20120169349A1 (en) | Current test system for hard disk drive and adapter board thereof | |
| CN210428425U (en) | General DSP chip debugging interface equipment | |
| US8909821B2 (en) | Slim-line connector for serial ATA interface that is mounted on expansion bay of computer includes detection signals which indicate connection status and type of device | |
| CN216772392U (en) | CAN data storage device | |
| CN202495027U (en) | Integrated mainboard diagnosing card | |
| CN210129213U (en) | Chip carving and recording assembly |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |