CN206042020U - Debugger - Google Patents

Debugger Download PDF

Info

Publication number
CN206042020U
CN206042020U CN201621045603.4U CN201621045603U CN206042020U CN 206042020 U CN206042020 U CN 206042020U CN 201621045603 U CN201621045603 U CN 201621045603U CN 206042020 U CN206042020 U CN 206042020U
Authority
CN
China
Prior art keywords
interface
circuit
debugger
module
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201621045603.4U
Other languages
Chinese (zh)
Inventor
王棋
沈澈
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Atte Intelligent Technology Co Ltd
Original Assignee
Shenzhen Atte Intelligent Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Atte Intelligent Technology Co Ltd filed Critical Shenzhen Atte Intelligent Technology Co Ltd
Priority to CN201621045603.4U priority Critical patent/CN206042020U/en
Application granted granted Critical
Publication of CN206042020U publication Critical patent/CN206042020U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Power Sources (AREA)

Abstract

The utility model discloses a debugger, include: interface convert chip, power module, USB interface module and communication interface module, interface convert chip respectively with power module, USB interface module and the communication interface module is connected, USB interface module and upper computer connection, interface convert chip includes first channel interface and second channel interface, first channel interface with the second channel interface respectively with USB interface module passes data thoroughly, the communication interface module includes a plurality of communication interface, first channel interface with the second channel interface respectively with one of them communication interface in the communication interface module connects, first channel interface with the simultaneous working of second channel interface. The utility model provides a debugger can realize binary channels, the interconnection of many communications protocol, improves developer's development efficiency.

Description

Debugger
Technical field
The utility model is related to electronic communication technology field, more particularly to a kind of debugger.
Background technology
In the exploitation of electronic communication product, need to carry out dependence test using debugger, debugger by USB with it is upper Machine connects, and after host computer is recognized with debugger, is communicated by certain communications protocol and commissioning device.
Existing debugger all adopts single channel, the communications protocol of solidification and commissioning device communication, in actual design, Developer frequently encounters communication interface agreement mismatch, or communication interface can not meet the problem of design requirement, cause to lead to News agreement is restricted, and when needing to check or debug the communications protocol of other interfaces, would have to change other debuggers To carry out communicating, debug, strong influence operating efficiency, and in protocol conversion, stability, reliability are all poor, in addition Due to being single channel communication, it is impossible to effectively recorded in debugging process, analyze Debugging message, affect development efficiency.
Utility model content
In view of above-mentioned condition, the utility model provides a kind of debugger, solve prior art communications protocol it is single, fixed and The slow problem of operating efficiency.
According to the debugger of the utility model embodiment, including:Interface conversion chip, power module, usb interface module and Communication interface module, the interface conversion chip respectively with the power module, usb interface module and the communication interface module Connection, the usb interface module are connected with host computer, and the interface conversion chip includes that first passage interface and second channel connect Mouthful, the first passage interface and the second channel interface respectively with the usb interface module transparent data, the communication connects Mouth mold block include several communication interfaces, the first passage interface and the second channel interface respectively with the communication interface One of communication interface connection in module, the first passage interface and the second channel interface are worked simultaneously.
According to the debugger of the utility model embodiment, with twin-channel channel interface, user can select different Communications protocol simultaneous communications in two passages, realize binary channels, multi-communication agreement interconnection, show, analyze by USB timesharing, Commissioning device information, is easy to developer flexibly to debug product, when needing to switch communications protocol, it is only necessary in host computer more Change the switching that programming software is capable of achieving communications protocol, it is not necessary to change commissioning device, be easy to analysis, occur in solving communication Problem, greatly improves the development efficiency of developer, further, since twin-channel channel interface and USB interface transparent data, energy The application software of each company's exploitation in enough compatibility host computers, compatibility are good.
In addition, according to the debugger of the utility model above-described embodiment, can also have following additional technical characteristic:
Further, in one embodiment of the present utility model, the second channel interface includes that the first subchannel connects Mouth and the second subchannel interface, work when first subchannel interface is different with second subchannel interface.
Further, in one embodiment of the present utility model, the USB interface includes usb circuit, described Usb circuit includes protection circuit, electrostatic protection device and common mode inductance, and the protection circuit includes that transient voltage suppresses two Pole pipe and the first magnetic bead, one end connection power input of first magnetic bead, the other end and the wink of first magnetic bead Time variant voltage suppresses diode to be connected, and the electrostatic protection device is connected with the common mode inductance.
Further, in one embodiment of the present utility model, the power module includes electric power management circuit, described Electric power management circuit includes filter circuit, voltage-stabiliser tube, feedback circuit, filter capacitor and secondary filter circuit, the secondary filter Circuit at least includes the second magnetic bead, and one end of the filter circuit connects power input, the filter by first magnetic bead The other end of wave circuit connects the input of the voltage-stabiliser tube, one end phase of the output end of the voltage-stabiliser tube and the feedback circuit Even, the other end of the feedback circuit is connected with one end of the filter capacitor, the other end of the filter capacitor and described the Two magnetic beads are connected, and the filter circuit provides decoupling effect to the output end of the voltage-stabiliser tube.
Further, in one embodiment of the present utility model, the debugger also includes stabilization reset circuit, institute Stating stabilization reset circuit includes integrating circuit, differential circuit and triode, the base stage of the triode and the differential circuit It is connected, the colelctor electrode of the triode is connected with the integrating circuit.
Further, in one embodiment of the present utility model, the debugger also includes system communication agreement firmware Start-up circuit, the system communication agreement firmware start-up circuit include EEPROM, the EEPROM be used to placing user profile or Compiled good firmware.
Further, in one embodiment of the present utility model, the communication interface module include SPI, I2C, JTAG, FIFO, RS232, RS485, the RS485 adopt non-polar 485 chip.
Further, in one embodiment of the present utility model, the debugger also includes switching machine, the switching machine It is connected with the first passage interface and the second channel interface respectively, the switching machine is connect for switching the first passage The communications protocol of mouth or the second channel interface.
Further, in one embodiment of the present utility model, the interface conversion chip adopts FT2232HL chips.
Further, in one embodiment of the present utility model, the pcb board of the debugger adopts double-decker, institute Stating pcb board includes top plate and bottom plate, and the components and parts of the debugger are on the top plate.
Additional aspect of the present utility model and advantage will be set forth in part in the description, partly will be from explained below In become obvious, or by it is of the present utility model practice recognize.
Description of the drawings
Of the present utility model above-mentioned and/or additional aspect and advantage will from the description with reference to accompanying drawings below to embodiment Become obvious and easy to understand, wherein:
Fig. 1 is the structured flowchart of the debugger according to one embodiment of the utility model;
Fig. 2 is the structured flowchart of the debugger according to another embodiment of the utility model;
Fig. 3 is the way circuit figure of the debugger according to another embodiment of the utility model;
Fig. 4 is the usb circuit figure of the present invention in Fig. 3;
Fig. 5 is the electric power management circuit figure in Fig. 3;
Fig. 6 is the stabilization reset circuit figure in Fig. 3;
Fig. 7 is the system communication agreement firmware start-up circuit figure in Fig. 3;
Fig. 8 is the circuit diagram of the first passage interface in Fig. 3;
Fig. 9 is the circuit diagram of the second channel interface in Fig. 3.
Specific embodiment
For the ease of understanding the utility model, the utility model is more fully retouched below with reference to relevant drawings State.Some embodiments of the present utility model are given in accompanying drawing.But, the utility model can come real in many different forms It is existing, however it is not limited to embodiment described herein.On the contrary, the purpose for providing these embodiments is made to public affairs of the present utility model Open content more thorough comprehensive.
It should be noted that when element is referred to as " being fixedly arranged on " another element, it can directly on another element Or can also there is element placed in the middle.When an element is considered as " connection " another element, it can be directly connected to To another element or may be simultaneously present centering elements.Term as used herein " vertical ", " level ", " left side ", " right side ", " on ", D score and similar statement for illustrative purposes only, rather than indicate or imply device or the unit of indication Part must have specific orientation, with specific azimuth configuration and operation, therefore it is not intended that to restriction of the present utility model.
In the utility model, unless otherwise clearly defined and limited, term " installation ", " being connected ", " connection ", " Gu It is fixed " etc. term should be interpreted broadly, for example, it may be being fixedly connected, or being detachably connected, or be integrally connected;Can Being to be mechanically connected, or electrically connect;Can be joined directly together, it is also possible to be indirectly connected to by intermediary, Ke Yishi The connection of two element internals.For the ordinary skill in the art, above-mentioned term can be understood as the case may be Concrete meaning in the utility model.Term as used herein " and/or " including one or more related Listed Items Arbitrary and all of combination.
Refer to Fig. 1, the debugger that one embodiment of the utility model is proposed, including:Interface conversion chip 10, power module 20th, usb interface module 30 and communication interface module 40, the interface conversion chip 10 are connect with the power module 20, USB respectively Mouth mold block 30 and the communication interface module 40 connect, and the usb interface module 30 is connected with host computer, the interface conversion core Piece 10 includes that first passage interface 101 and second channel interface 102, the first passage interface 102 and the second channel connect Mouthfuls 102 respectively with 30 transparent data of the usb interface module, the communication interface module 40 includes several communication interfaces, institute State first passage interface 101 and the second channel interface 102 respectively with the communication interface module 40 in one of them lead to Communication interface connects, and the first passage interface 101 and the second channel interface 102 are worked simultaneously.
The debugger that the present embodiment is proposed, with twin-channel channel interface, user can select different communications protocol The simultaneous communications in two passages, realize binary channels, multi-communication agreement interconnection, are shown, analyzed by USB timesharing, commissioning device Information, is easy to developer flexibly to debug product, when needing to switch communications protocol, it is only necessary to soft in host computer change programming Part is capable of achieving the switching of communications protocol, it is not necessary to change commissioning device, is easy to analysis, solves produced problem in communication, greatly The big development efficiency for improving developer, further, since twin-channel channel interface and USB interface transparent data, can be compatible The application software of each company's exploitation in host computer, compatibility are good.
Refer to Fig. 2 and Fig. 3, the debugger that another embodiment of the utility model is proposed, including:Interface conversion chip 10, Power module 20, usb interface module 30 and communication interface module 40, in the present embodiment, the interface conversion chip 10 is mainly adopted FT2232HL chips are used, with programmable functions, and is improved on the basis of FT2232HL chips.
The interface conversion chip 10 respectively with the power module 20, usb interface module 30 and the communication interface mould Block 40 connects, and the usb interface module 30 is connected with host computer, and in the present embodiment, the usb interface module 30 adopts USB 2.0。
The interface conversion chip 10 includes first passage interface 101 and second channel interface 102, first passage interface 101 corresponding A DBUS0 to ACBUS7 in figure 3, second channel interface 102 correspond to BDBUS0 to SUSPEND in figure 3.Described One channel interface 101 and the second channel interface 102 are while work, the first passage interface 102 and the second channel Interface 102 respectively with 30 transparent data of the usb interface module.The second channel interface 102 includes the first subchannel interface 1021 and second subchannel interface 1022, the first subchannel interface 1021 corresponds to BDBUS0 to BDBUS7 in figure 3, and the second son is logical Pipeline joint 1022 is in figure 3 to BCBUS0 to SUSPEND.First subchannel interface 1021 and second subchannel interface 1022 work when different.The communication interface module 40 includes several communication interfaces, first subchannel interface 1021, Two subchannel interfaces 1022 and the second channel interface 102 respectively with the communication interface module 40 in one of communication Interface connects.The communication interface module 40 includes SPI, I2C, JTAG, FIFO, RS232, RS485, i.e., described first subchannel Interface 1021, the second subchannel interface 1022 and the second channel interface 102 respectively with SPI, I2C, JTAG, FIFO, In RS232, RS485, one of interface is communicated.Due to the first passage interface 101 and the second channel interface 102 work simultaneously, and work when first subchannel interface 1021 and different second subchannel interface 1022, therefore, In actual enforcement, docking port is needed to carry out rational proportion, such as described first subchannel interface 1021 connects SPI interface, institute The connection I2C interfaces of the second subchannel interface 1022 are stated, the second channel interface 102 connects jtag interface, at this point it is possible to select First subchannel interface 1021 carries out SPI communications, while the second channel interface 102 carries out JTAG communications, Huo Zhexuan Selecting second subchannel interface 1022 carries out I2C communications, while the second channel interface 102 carries out JTAG communications.
In the present embodiment, the USB interface 30 includes usb circuit, refers to Fig. 4, and the usb circuit includes Protection circuit, electrostatic protection device and common mode inductance FB4, the protection circuit include transient voltage suppressor D3 and first Magnetic bead FB3, transient voltage suppressor D3 play over-current over-voltage protection function.The first magnetic bead FB3 adopts iron oxygen Body magnetic bead, plays a part of isolation filter.One end connection power input of the first magnetic bead FB3, the first magnetic bead FB3 The other end be connected with transient voltage suppressor D3, the electrostatic protection device is connected with the common mode inductance FB4, The quantity of the electrostatic protection device is two, i.e., including ESD1 and ESD2, in the present embodiment, ESD1 and ESD2 are macromolecule The electrostatic protection device of compound, the combination of the electrostatic protection device and the common mode inductance FB4 can effectively improve anti-quiet The interference of the grade and common-mode noise of electricity protection.
In the present embodiment, the power module 20 includes electric power management circuit, refers to Fig. 5, the electric power management circuit Including filter circuit, voltage-stabiliser tube U4, feedback circuit, filter capacitor and secondary filter circuit, the secondary filter circuit includes Two magnetic bead FB5, electric capacity C22 and C23, the filter circuit include the first magnetic bead FB3 and electric capacity C25, C26.The feedback circuit Including resistance R19, R21 and electric capacity C27, it is ensured that output voltage is stablized.The filter capacitor includes electric capacity C13, C14, C24, Capacitance can be adjusted, it is ensured that the good frequency characteristic of output frequency.The secondary filter circuit is used for the stability for improving circuit And antijamming capability.One end of the filter circuit connects power input, the filter circuit by the first magnetic bead FB3 The other end connect the input of the voltage-stabiliser tube U4, the output end of the voltage-stabiliser tube U4 and one end phase of the feedback circuit Even, the other end of the feedback circuit is connected with one end of the filter capacitor, the other end of the filter capacitor and described the Two magnetic bead FB5 are connected, and the filter circuit provides decoupling effect to the output end of the voltage-stabiliser tube U4.
In the present embodiment, the debugger also includes stabilization reset circuit, refers to Fig. 6, and the stabilization resets electric Road includes integrating circuit, differential circuit and triode Q1, and the base stage of the triode Q1 is connected with the differential circuit, described three The colelctor electrode of pole pipe Q1 is connected with the integrating circuit.The integrating circuit includes resistance R11 and electric capacity C29, the differential electricity Road includes electric capacity C28 and resistance R9, R17, and the stabilization reset circuit is used for the time delay for providing enough low level times, i.e., Just power supply has slight shaking interference, can guarantee that system effectively resets.
In the present embodiment, the debugger also includes system communication agreement firmware start-up circuit, refers to Fig. 7, the system System communications protocol firmware start-up circuit includes that U3 in EEPROM, i.e. Fig. 7, the EEPROM are used to place user profile or compiled Good firmware.After the EEPROM electrifying startups, the information of client will be read, while communication association can also be changed by programming View, compiled program, is burnt in EEPROM.Specifically in the present embodiment, programmable firmware is placed on the operation of PC ends, just In the different communications protocol of the selection of user flexibility, user friendly selection.
In the present embodiment, the communication interface module 40 includes SPI, I2C, JTAG, FIFO, RS232, RS485, refers to Fig. 8, it is arbitrary in the first passage interface 101 (i.e. ADBUS0 to ACBUS7 in Fig. 8) connection UART, JTAG, SPI, I2C Interface circuit, in Fig. 8, J1 is UART interface, and J2 is JTAG/SPI interfaces, and J3 is I2C interfaces, has ESD in the position of interface Protection device, improves the electrostatic antijamming capability of whole system.
Fig. 9 is referred to, first subchannel interface 1021 (i.e. BDBUS0 to BDBUS7 in Fig. 9) connects J5 (in Fig. 9 J5 is SPI), (in Fig. 9, U2 is second subchannel interface 1022 (i.e. BCBUS0 to SUSPEND in Fig. 9) connection U2 RS485).In the present embodiment, U2 adopts non-polar 485 chip, specifically adopts TP485E chips, even if for realizing user's anti-plug Interface also can guarantee that normal work.J5 and U2 this two-way communication interface be by the application software of host computer switching over, Firmware in the EEPROM can be schemed to switch by startup.Non-polar TP485E chips and other non-polar 485 chips There is larger superiority in technology realization and antijamming capability.In nonpolarity hybrid network, bus is because pull-up, drop-down electricity Resistance is not fixed.Bus AB pressure reduction can change with load.AB pressure reduction is only+13.5mV.When AB line reverse polarity connections, bus When a upper complete frame data, by high step-down, stop bits has low uprising to start bit.General RS485 chips, V+, V- are Negative value, in this case, cannot communicate.And the V+ of TP485E, V- are distributed in 0V two then, when AB line reverse polarity connections, because For TP485E positive turn threshold in+75mV.So after entering high-impedance state, TP485E does not overturn, and persistently maintains low level State, when>When 100ms, polarity identification is realized, start communication from the second frame data normal.
Please continue to refer to Fig. 2, the debugger also include switching machine 50, the switching machine 50 respectively with the first passage Interface 101 and the second channel interface 102 connect, and the switching machine 50 is used to switch the first passage interface 101 or institute The communications protocol of second channel interface 102 is stated, when being embodied as, the switching machine 50 arranges button on debugger by adopting Mode realize.
In the present embodiment, the pcb board of the debugger adopts double-decker, the pcb board to include top plate and bottom plate, On the top plate, bottom plate is used for cabling and floor file to the components and parts of the debugger, and debugging is got up quick and easy, protected Hold the integrality of pcb board, and the integrality of whole plank signal.
According to one embodiment of the present utility model, when needing to switch communications protocol, except using switching machine 50, may be used also To only need to change the switching that programming software is capable of achieving communications protocol in host computer, Software Architecture Design is compiled using C/C++ Write, realize the conversion of communications protocol.For example when needing to switch to JTAG, design the principal function code that JTAG is suitable for, for example, main letter Number code is as follows:
After principal function is compiled on VC2010, debugging is connected to, operation is performed, and now, debugger can connect any tool There is the equipment of jtag interface, carry out data communication.Do not rely on any platform, it is also possible to any third-party application software come Debugging.Same method, different codes, it is possible to achieve the setting of the communications protocol such as I2C, SPI, FIFO, in dual channel mode The communication of USB to SPI, I2C, JTAG, FIFO, RS232, RS485 is realized simultaneously.
The utility model proposes debugger can realize binary channels, multi-communication agreement interconnection, be easy to debug electronic development Equipment, in commissioning device, it is not necessary to change commissioning device, while two kinds of different communications can be debugged in binary channels simultaneously Agreement, is easy to analysis, solves produced problem in communication, greatly improves the development efficiency of developer, and the debugger can be across Platform, is applied to any platform, including the debugging of Android, inux, Windows CE and all of embedded system.Together When can be used for verifying electronic development version data, whether logical relation reached the requirement of design, debugged by communications protocol, point The product development of analysis, and burning program can be applied to the debugger.
In figure, expression or here logic described otherwise above and/or step, for example, are considered for reality The order list of the executable instruction of existing logic function, may be embodied in any computer-readable medium, for instruction Execution system, device or equipment (as computer based system, the system including processor or other can perform system from instruction The system of system, device or equipment instruction fetch execute instruction) use, or with reference to these instruction execution systems, device or equipment Use.For the purpose of this specification, " computer-readable medium " can any can be included, store, communicating, propagating or transmitting journey The device that sequence is used for instruction execution system, device or equipment or with reference to these instruction execution systems, device or equipment.
The more specifically example (non-exhaustive list) of computer-readable medium is including following:With one or more wirings Electrical connection section (electronic installation), portable computer diskette box (magnetic device), random access memory (RAM), read-only storage (ROM), erasable edit read-only storage (EPROM or flash memory), fiber device, and portable optic disk is read-only deposits Reservoir (CDROM).In addition, computer-readable medium can even is that the paper that can print described program thereon or other are suitable Medium, because for example by carrying out optical scanner to paper or other media edlin, interpretation can then be entered or if necessary with which His suitable method is processed to electronically obtain described program, is then stored in computer storage.
It should be appreciated that each several part of the present utility model can be realized with hardware, software, firmware or combinations thereof. In above-mentioned embodiment, multiple steps or method can be performed in memory and by suitable instruction execution system with storage Software or firmware are realizing.For example, if realized with hardware, and in another embodiment, can be with known in this field Any one of following technology or their combination realizing:With for the gate of logic function is realized to data-signal The discrete logic of circuit, the special IC with suitable combinational logic gate circuit, programmable gate array (PGA), Field programmable gate array (FPGA) etc..
In the description of this specification, reference term " one embodiment ", " some embodiments ", " example ", " specifically show Example ", or the description of " some examples " etc. mean specific features with reference to the embodiment or example description, structure, material or spy Point is contained at least one embodiment of the present utility model or example.In this manual, the schematic table to above-mentioned term State and be not necessarily referring to identical embodiment or example.And, the specific features of description, structure, material or feature can be Combined in one or more any embodiment or example in an appropriate manner.
While there has been shown and described that embodiment of the present utility model, it will be understood by those skilled in the art that: Various changes, modification, replacement can be carried out to these embodiments in the case of without departing from principle of the present utility model and objective And modification, scope of the present utility model limited by claim and its equivalent.

Claims (10)

1. a kind of debugger, it is characterised in that include:Interface conversion chip, power module, usb interface module and communication interface Module, the interface conversion chip are connected with the power module, usb interface module and the communication interface module respectively, institute State usb interface module to be connected with host computer, the interface conversion chip includes first passage interface and second channel interface, described First passage interface and the second channel interface respectively with the usb interface module transparent data, the communication interface module Including several communication interfaces, the first passage interface and the second channel interface respectively with the communication interface module in The connection of one of communication interface, the first passage interface and the second channel interface are worked simultaneously.
2. debugger according to claim 1, it is characterised in that the second channel interface includes the first subchannel interface With the second subchannel interface, work when first subchannel interface is different with second subchannel interface.
3. debugger according to claim 1, it is characterised in that the USB interface includes usb circuit, the USB Interface circuit includes protection circuit, electrostatic protection device and common mode inductance, and the protection circuit includes that transient voltage suppresses two poles Pipe and the first magnetic bead, one end connection power input of first magnetic bead, the other end and the transition of first magnetic bead Voltage suppression diode is connected, and the electrostatic protection device is connected with the common mode inductance.
4. debugger according to claim 3, it is characterised in that the power module includes electric power management circuit, described Electric power management circuit includes filter circuit, voltage-stabiliser tube, feedback circuit, filter capacitor and secondary filter circuit, the secondary filter Circuit at least includes the second magnetic bead, and one end of the filter circuit connects power input, the filter by first magnetic bead The other end of wave circuit connects the input of the voltage-stabiliser tube, one end phase of the output end of the voltage-stabiliser tube and the feedback circuit Even, the other end of the feedback circuit is connected with one end of the filter capacitor, the other end of the filter capacitor and described the Two magnetic beads are connected, and the filter circuit provides decoupling effect to the output end of the voltage-stabiliser tube.
5. debugger according to claim 4, it is characterised in that the debugger also includes stabilization reset circuit, institute Stating stabilization reset circuit includes integrating circuit, differential circuit and triode, the base stage of the triode and the differential circuit It is connected, the colelctor electrode of the triode is connected with the integrating circuit.
6. debugger according to claim 5, it is characterised in that the debugger is also opened including system communication agreement firmware Dynamic circuit, the system communication agreement firmware start-up circuit include EEPROM, and the EEPROM is used to placing user profile or Compiled firmware.
7. debugger according to claim 1, it is characterised in that the communication interface module include SPI, I2C, JTAG, FIFO, RS232, RS485, the RS485 adopt non-polar 485 chip.
8. debugger according to claim 1, it is characterised in that the debugger also includes switching machine, the switching machine It is connected with the first passage interface and the second channel interface respectively, the switching machine is connect for switching the first passage The communications protocol of mouth or the second channel interface.
9. debugger according to claim 1, it is characterised in that the interface conversion chip adopts FT2232HL chips.
10. debugger according to claim 1, it is characterised in that the pcb board of the debugger adopts double-decker, institute Stating pcb board includes top plate and bottom plate, and the components and parts of the debugger are on the top plate.
CN201621045603.4U 2016-09-09 2016-09-09 Debugger Active CN206042020U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201621045603.4U CN206042020U (en) 2016-09-09 2016-09-09 Debugger

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201621045603.4U CN206042020U (en) 2016-09-09 2016-09-09 Debugger

Publications (1)

Publication Number Publication Date
CN206042020U true CN206042020U (en) 2017-03-22

Family

ID=58299876

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201621045603.4U Active CN206042020U (en) 2016-09-09 2016-09-09 Debugger

Country Status (1)

Country Link
CN (1) CN206042020U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106230665A (en) * 2016-09-09 2016-12-14 深圳市艾特智能科技有限公司 Debugger
CN112269704A (en) * 2020-11-13 2021-01-26 四川泛华航空仪表电器有限公司 Python-based serial port debugging method and debugging system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106230665A (en) * 2016-09-09 2016-12-14 深圳市艾特智能科技有限公司 Debugger
CN112269704A (en) * 2020-11-13 2021-01-26 四川泛华航空仪表电器有限公司 Python-based serial port debugging method and debugging system

Similar Documents

Publication Publication Date Title
CN106230665A (en) Debugger
CN102750252B (en) USB/UART interface multiplexing circuit and use the electronic equipment of this circuit
CN104461624B (en) A kind of remote upgrade method of the nearly probe measurement module of three-dimensional acoustic wave logging instrument
CN201497985U (en) Embedded equipment auxiliary failure analytical tool
CN102750243B (en) Easily-debugged embedded system of complex SD (secure digital) interface
CN206042020U (en) Debugger
CN102096620A (en) Method and device for detecting connection state of serial port, and communication system
CN205450909U (en) BMC based on FPGA realizes
CN101685432A (en) Device for realizing USB interface switching and system for realizing USB interface testing
CN103219042B (en) Circuit and the memory circuitry of burning program is realized by USB interface
US8666720B2 (en) Software extensions to a high level description language simulator to provide infrastructure for analog, mixed-signal, RF modeling and verification
CN106528358A (en) Test method and system for USB (Universal Serial Bus) storage stability of route
CN109299022A (en) A kind of control method and device of USB interface, storage medium
CN216901630U (en) Interface conversion circuit and chip burning device
TWI451235B (en) Connecting module for coupling output ends of a host device to an external storage device and coupling method thereof
CN202258359U (en) Burner and wiped/written data output switching circuit thereof
CN103761202A (en) Data storage node hard disk position identification method and system
CN203643893U (en) Terminal equipment
CN201425723Y (en) Switch of dual hard disk power lines
CN206060730U (en) A kind of A/D change-over circuits with self-checking function
CN104166087A (en) Circuit board fault detecting system based on VXI instrument
CN216772392U (en) CAN data storage device
CN2924644Y (en) Computer hard disk independent transmission device
CN210428425U (en) General DSP chip debugging interface equipment
CN101566979B (en) USB plug with privacy function

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant