CN106094667B - A kind of bilateral signal picker of Intelligent fixed time - Google Patents
A kind of bilateral signal picker of Intelligent fixed time Download PDFInfo
- Publication number
- CN106094667B CN106094667B CN201610736430.9A CN201610736430A CN106094667B CN 106094667 B CN106094667 B CN 106094667B CN 201610736430 A CN201610736430 A CN 201610736430A CN 106094667 B CN106094667 B CN 106094667B
- Authority
- CN
- China
- Prior art keywords
- signal
- signal acquisition
- output
- input terminal
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0423—Input/output
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/25—Pc structure of the system
- G05B2219/25257—Microcontroller
Abstract
The present invention relates to a kind of bilateral signal pickers of Intelligent fixed time, are improved for existing signal picker structure, bilateral timing signal acquisition process switching architecture are introduced, using the first signal acquisition and processing apparatus（6）With second signal acquisition processing device（7）, based on specific designed timing circuit（9）, exact timing is realized, on this basis, by exporting switch for designed automatically controlled alternative（10）Intelligent control is carried out, realizes the first signal acquisition and processing apparatus（6）With second signal acquisition processing device（7）Intelligence switching, signal acquisition process working performance can be effectively improved.
Description
Technical field
The present invention relates to a kind of bilateral signal pickers of Intelligent fixed time, belong to signal picker technical field.
Background technology
Data acquire (DAQ), refer to the automatic collection non-electrical from the analog- and digital- unit under test such as sensor, Devices to test
Amount or electric quantity signal, are sent in host computer and are analyzed, and handle；With the continuous development of technical level of science and technology, data acquisition
Essential component part during the intelligent networks such as Internet of Things are built is had become, and with a large amount of of the terminal devices such as sensor
Using signal picker comes into being, and signal picker is mainly used for receiving acquisition signal, and is carried out successively for acquisition signal
Amplification, filtering etc. optimization processing, then the signal Jing Guo processing operation is exported again to host computer carry out subsequent processing；But
Signal picker in the prior art, in actual application, there is also a little places not fully up to expectations, it is well known that long
The problem of performance declines can more or less occur for the circuit components of time service, so circuit components should be allowed to stop in due course
It only works, to ensure the efficiency in subsequent work, but in time for being stopped of circuit components, certainly will influence whether work
Make progress, therefore, how to solve the problems, such as among these, will be the important improvement scheme for improving signal picker working efficiency.
Invention content
Technical problem to be solved by the invention is to provide one kind to be improved for existing signal picker structure, introduces
Bilateral timing signal acquisition process switching architecture is realized intelligent scheduling, can effectively be carried based on specific designed timing circuit
The bilateral signal picker of Intelligent fixed time of high RST acquisition process working performance.
In order to solve the above-mentioned technical problem the present invention uses following technical scheme：It is double that the present invention devises a kind of Intelligent fixed time
Side signal picker, including power interface, power module, signal access interface, signal output interface, box body, the first signal are adopted
Collect processing unit, wherein power interface, signal access interface and signal output interface are separately positioned on box surface, power supply mould
Block and the first signal acquisition and processing apparatus are fixed at tray interior, the output end of power interface and the input terminal of power module
It is connected, the output end of signal access interface is connected with the input terminal of the first signal acquisition and processing apparatus, the first signal acquisition
The output end of processing unit is connected with the input terminal of signal output interface；Further include second signal acquisition processing device, control
Module, and the timing circuit, the automatically controlled alternative that are connected respectively with control module export switch, wherein second signal acquires
Processing unit, timing circuit, automatically controlled alternative output switch are fixed at tray interior, and timing circuit includes DS1302 clocks
Chip, capacitance C1, capacitance C2, quartz-crystal filter and stand-by power supply；Wherein, the main power source incoming end of DS1302 clock chips
It is connected with via the feeder ear of control module；The oscillation source X1 of DS1302 clock chips respectively with one end of capacitance C1, stone
One end of English crystal filter is connected；The oscillation source X2 of DS1302 clock chips respectively with one end of capacitance C2, quartz-crystal
The other end of fluid filter is connected；The other end of capacitance C1 is connected with the other end of capacitance C2, and is grounded；DS1302 clock cores
Reset terminal, input/output terminal, the input end of clock of piece are connected with control module respectively, the standby electricity of DS1302 clock chips
Source incoming end is connected with stand-by power supply；The input with second signal acquisition processing device simultaneously of the output end of signal access interface
End is connected, and the output end of second signal acquisition processing device is connected with the input terminal of signal output interface；Power module
Output end is connected with the input terminal of control module, automatically controlled alternative output switch respectively, and the two of automatically controlled alternative output switch
A output end takes the electric end, second signal acquisition processing device to take the electric end to be connected with the first signal acquisition and processing apparatus respectively
It connects.
As a preferred technical solution of the present invention：At first signal acquisition and processing apparatus, second signal acquisition
It includes circuit board to manage device, and is arranged and is sequentially connected the D/A converting circuit, amplifying circuit and signal connect on circuit boards
Filter circuit, wherein the output end of the signal access interface is electric with digital-to-analogue conversion in the first signal acquisition and processing apparatus respectively
The input terminal of D/A converting circuit is connected in the input terminal on road, second signal acquisition processing device, the first signal acquisition process
In device in the output end of signal filter circuit, second signal acquisition processing device the output end of signal filter circuit respectively with letter
The input terminal of number output interface is connected.
As a preferred technical solution of the present invention：The box body is made of aluminum material.
As a preferred technical solution of the present invention：The control module is microprocessor.
As a preferred technical solution of the present invention：The microprocessor is arm processor.
The bilateral signal picker of a kind of Intelligent fixed time of the present invention has using above technical scheme is compared with the prior art
There is following technique effect：
（1）The bilateral signal picker of Intelligent fixed time that the present invention designs, is improved for existing signal picker structure,
Bilateral timing signal acquisition process switching architecture is introduced, is filled using the first signal acquisition and processing apparatus and second signal acquisition process
It sets, based on specific designed timing circuit, realizes exact timing, on this basis, by for designed automatically controlled two choosing
One output switch carries out intelligent control, realizes that the intelligence of the first signal acquisition and processing apparatus and second signal acquisition processing device is cut
It changes, signal acquisition process working performance can be effectively improved；
（2）In the bilateral signal picker of Intelligent fixed time that the present invention designs, for the first signal acquisition and processing apparatus, second
Signal acquisition and processing apparatus, further design includes circuit board, and the digital-to-analogue for being sequentially connected connect on circuit boards is arranged and turns
Change circuit, amplifying circuit and signal filter circuit, wherein the output end of the signal access interface respectively with the first signal acquisition
The input terminal of D/A converting circuit is connected in the input terminal of D/A converting circuit, second signal acquisition processing device in processing unit
It connects, signal filters in the output end of signal filter circuit, second signal acquisition processing device in the first signal acquisition and processing apparatus
The output end of circuit is connected with the input terminal of signal output interface respectively, in this way, for it is signal collected provide it is more smart
Really, more stable data acquisition method；
（3）In the bilateral signal picker of Intelligent fixed time that the present invention designs, for box body, further adopts aluminum material and is made,
On the one hand the flintiness that shell can be improved is realized more safe and stable protection for interior arrangement, on the other hand can be had
Effect improves the heat dissipation effect of the bilateral signal picker of designed Intelligent fixed time in actual application, and real work is effectively ensured
Stability；
（4）In the bilateral signal picker of Intelligent fixed time that the present invention designs, for control module, further design is using micro-
On the one hand processor can be suitable for the later stage for the extension demand of the bilateral signal picker of designed Intelligent fixed time, another party
Face, succinct control architecture mode can be convenient for the maintenance in later stage.
Description of the drawings
Fig. 1 is the structural schematic diagram of the bilateral signal picker of Intelligent fixed time designed by the present invention；
Fig. 2 is the schematic diagram of timing circuit in the bilateral signal picker of Intelligent fixed time designed by the present invention.
Wherein, 1. power interface, 2. power modules, 3. signal access interfaces, 4. signal output interfaces, 5. box bodys,
6. the first signal acquisition and processing apparatus, 7. second signal acquisition processing devices, 8. control modules, 9. timing circuits, 10.
Automatically controlled alternative output switch.
Specific implementation mode
Specific embodiments of the present invention will be described in further detail with reference to the accompanying drawings of the specification.
As shown in Figure 1, the present invention devises a kind of bilateral signal picker of Intelligent fixed time, including power interface 1, power supply mould
Block 2, signal access interface 3, signal output interface 4, box body 5, the first signal acquisition and processing apparatus 6, wherein power interface 1, letter
Number access interface 3 and signal output interface 4 are separately positioned on 5 surface of box body, power module 2 and the first signal acquisition and processing apparatus
6 are fixed inside box body 5, and the output end of power interface 1 is connected with the input terminal of power module 2, signal access interface 3
Output end be connected with the input terminal of the first signal acquisition and processing apparatus 6, the output end of the first signal acquisition and processing apparatus 6 with
The input terminal of signal output interface 4 is connected；Further include second signal acquisition processing device 7, control module 8, and respectively with
Timing circuit 9 that control module 8 is connected, automatically controlled alternative export switch 10, wherein second signal acquisition processing device 7 is counted
When circuit 9, automatically controlled alternative output switch 10 be fixed inside box body 5, as shown in Fig. 2, timing circuit 9 include DS1302
Clock chip, capacitance C1, capacitance C2, quartz-crystal filter and stand-by power supply；Wherein, the main power source of DS1302 clock chips connects
Enter to hold VCC2 to be connected with via the feeder ear VCC of control module 3；The oscillation source X1 of DS1302 clock chips respectively with capacitance
One end of C1, one end of quartz-crystal filter are connected；The oscillation source X2 of DS1302 clock chips is respectively with capacitance C2's
One end, quartz-crystal filter the other end be connected；The other end of capacitance C1 is connected with the other end of capacitance C2, and is grounded；
Reset terminal RST, input/output terminal I/O, the input end of clock SCLK of DS1302 clock chips are connected with control module 3 respectively,
The backup power supply incoming end VCC1 of DS1302 clock chips is connected with stand-by power supply；The output end of signal access interface 3 is simultaneously
It is connected with the input terminal of second signal acquisition processing device 7, output end and the signal of second signal acquisition processing device 7 export
The input terminal of interface 4 is connected；The output end of power module 2 exports the defeated of switch 10 with control module 8, automatically controlled alternative respectively
Enter end to be connected, two output ends of automatically controlled alternative output switch 10 take electricity with the first signal acquisition and processing apparatus 6 respectively
End, second signal acquisition processing device 7 take the electric end to be connected.The bilateral signal of Intelligent fixed time designed by above-mentioned technical proposal is adopted
Storage is improved for existing signal picker structure, bilateral timing signal acquisition process switching architecture is introduced, using first
Signal acquisition and processing apparatus 6 and second signal acquisition processing device 7 realize accurate meter based on specific designed timing circuit 9
When, on this basis, intelligent control is carried out by exporting switch 10 for designed automatically controlled alternative, realizes that the first signal is adopted
The intelligence switching for collecting processing unit 6 and second signal acquisition processing device 7, can effectively improve signal acquisition process workability
Energy.
On basis based on the bilateral signal picker technical solution of above-mentioned design Intelligent fixed time, the present invention is also further set
Following optimal technical scheme is counted：For the first signal acquisition and processing apparatus 6, second signal acquisition processing device 7, further set
Meter includes circuit board, and D/A converting circuit, amplifying circuit and the signal filtering for being sequentially connected connect on circuit boards is arranged
Circuit, wherein the output end of the signal access interface 3 respectively with D/A converting circuit in the first signal acquisition and processing apparatus 6
Input terminal, the input terminal of D/A converting circuit is connected in second signal acquisition processing device 7, the first signal acquisition process dress
Set the output end of signal filter circuit in 6, in second signal acquisition processing device 7 signal filter circuit output end respectively with letter
The input terminal of number output interface 4 is connected, in this way, providing more accurate, more stable data for signal collected and obtaining
The method of obtaining；It is also directed to box body 5, aluminum material is further adopted and is made, on the one hand can improve the flintiness of shell, is filled for inside
It sets and realizes more safe and stable protection, on the other hand can effectively improve the designed bilateral signal picker of Intelligent fixed time and exist
The stability of real work is effectively ensured in heat dissipation effect in actual application；Moreover, for control module 8, into one
Step design uses microprocessor, and in practical application, and microprocessor uses arm processor, on the one hand can be suitable for the later stage
For the extension demand of the bilateral signal picker of designed Intelligent fixed time, on the other hand, succinct control architecture mode can be just
In the maintenance in later stage.
The present invention devises the bilateral signal picker of Intelligent fixed time in actual application, specifically includes power interface
1, power module 2, signal access interface 3, signal output interface 4, box body 5, the first signal acquisition and processing apparatus 6, wherein box body
5 are made of aluminum material, and power interface 1, signal access interface 3 and signal output interface 4 are separately positioned on 5 surface of box body, power supply
Module 2 and the first signal acquisition and processing apparatus 6 are fixed inside box body 5, output end and the power module 2 of power interface 1
Input terminal be connected, the output end of signal access interface 3 is connected with the input terminal of the first signal acquisition and processing apparatus 6,
The output end of one signal acquisition and processing apparatus 6 is connected with the input terminal of signal output interface 4；Further include at second signal acquisition
Device 7, arm processor are managed, and timing circuit 9, the automatically controlled alternative output switch 10 being connected respectively with arm processor,
Wherein, second signal acquisition processing device 7, timing circuit 9, automatically controlled alternative output switch 10 are fixed inside box body 5,
Timing circuit 9 includes DS1302 clock chips, capacitance C1, capacitance C2, quartz-crystal filter and stand-by power supply；Wherein,
The main power source incoming end VCC2 of DS1302 clock chips is connected with via the feeder ear VCC of control module 3；DS1302 clock cores
The oscillation source X1 of piece is connected with one end of one end of capacitance C1, quartz-crystal filter respectively；DS1302 clock chips
Oscillation source X2 is connected with the other end of one end of capacitance C2, quartz-crystal filter respectively；The other end of capacitance C1 and electricity
The other end for holding C2 is connected, and is grounded；Reset terminal RST, input/output terminal I/O, the input end of clock of DS1302 clock chips
SCLK is connected with control module 3 respectively, and the backup power supply incoming end VCC1 of DS1302 clock chips is connected with stand-by power supply；
The output end of signal access interface 3 is connected with the input terminal of second signal acquisition processing device 7 simultaneously, at second signal acquisition
The output end of reason device 7 is connected with the input terminal of signal output interface 4；The output end of power module 2 respectively with ARM processing
Device, automatically controlled alternative output switch 10 input terminal be connected, automatically controlled alternative export two output ends of switch 10 respectively with
First signal acquisition and processing apparatus 6 takes electric end, second signal acquisition processing device 7 that electric end is taken to be connected.In practical application,
For the first signal acquisition and processing apparatus 6, second signal acquisition processing device 7, various structures can be possessed and designed, such as first
Signal acquisition and processing apparatus 6, second signal acquisition processing device 7 include circuit board, and setting phase successively on circuit boards
D/A converting circuit, amplifying circuit and the signal filter circuit of connection, wherein the output end of the signal access interface 3 is distinguished
With digital-to-analogue conversion in the input terminal of D/A converting circuit, second signal acquisition processing device 7 in the first signal acquisition and processing apparatus 6
The input terminal of circuit is connected, the output end of signal filter circuit in the first signal acquisition and processing apparatus 6, at second signal acquisition
The output end of signal filter circuit is connected with the input terminal of signal output interface 4 respectively in reason device 7.Actual application is worked as
In, 1 external supply network of power interface carries out taking electricity first, and is powered to power module 2, and signal access interface 3 is external
Signal acquisition terminal, signal output interface 4 are connected with host computer；Then in practical application, arm processor controls first
Automatically controlled alternative output switch 10 connection wherein any one output end, i.e., optional first signal acquisition and processing apparatus 6, second are believed
One in number acquisition processing device 7, it is connected to its power supply circuit between power module 2, at this point, power module 2 is just for this
When selected signal acquisition and processing apparatus be powered, outer signal acquisition terminal will acquire signal through signal access interface 3
It is delivered to the signal acquisition and processing apparatus to be handled, then the signal acquisition and processing apparatus is defeated by signal by processed signal
Outgoing interface 4 is delivered to host computer, and at the same time, arm processor sends out riming instructions to connected timing circuit 9, meter
When circuit 9 start timing after obtaining riming instructions, when timing reaches preset duration threshold value, then timing circuit 9 is to ARM processing
Device sends feedback signal, and for arm processor according to received feedback signal, it is defeated that arm processor controls automatically controlled alternative immediately
Go out switch 10 and be connected to another output end, that is, disconnects the signal acquisition and processing apparatus to work, be connected to another signal acquisition
Power supply circuit between processing unit and power module 2 is that the signal acquisition and processing apparatus is powered by power module 2, realizes
Outer signal acquisition terminal will acquire signal through signal access interface 3 to the signal acquisition and processing apparatus, then by the signal acquisition
Processing unit is delivered to the course of work of host computer via signal output interface 4, meanwhile, arm processor is again to phase therewith
The timing circuit 9 of connection sends out riming instructions, and timing circuit 9 starts timing after obtaining riming instructions, equally, when timing reaches
When preset duration threshold value, then timing circuit 9 sends feedback signal to arm processor, and arm processor is according to received feedback
Signal executes handover operation again, in this way, timing of the arm processor based on timing circuit 9, realizes real-time intelligent detection, intelligence
The operation element process of switching realizes the actual application of the bilateral signal picker of Intelligent fixed time designed by the present invention.
Embodiments of the present invention are explained in detail above in conjunction with attached drawing, but the present invention is not limited to above-mentioned implementations
Mode within the knowledge of a person skilled in the art can also be without departing from the purpose of the present invention
It makes a variety of changes.
Claims (3)
1. a kind of bilateral signal picker of Intelligent fixed time, including power interface (1), power module (2), signal access interface (3),
Signal output interface (4), box body (5), the first signal acquisition and processing apparatus (6), wherein power interface (1), signal access interface
(3) and signal output interface (4) is separately positioned on box body (5) surface, power module (2) and the first signal acquisition and processing apparatus
(6) it is internal to be fixed at box body (5), the output end of power interface (1) is connected with the input terminal of power module (2), signal
The output end of access interface (3) is connected with the input terminal of the first signal acquisition and processing apparatus (6), the first signal acquisition process dress
The output end for setting (6) is connected with the input terminal of signal output interface (4)；It is characterized in that：Further include at second signal acquisition
Device (7), control module (8) are managed, and the timing circuit (9), the automatically controlled alternative that are connected respectively with control module (8) export
It switchs (10), wherein second signal acquisition processing device (7), timing circuit (9), automatically controlled alternative output switch (10) are fixed
Setting is internal in box body (5), and timing circuit (9) includes DS1302 clock chips, capacitance C1, capacitance C2, quartz-crystal filter
And stand-by power supply；Wherein, the main power source incoming end of DS1302 clock chips is connected with the feeder ear via control module (8)；
The oscillation source X1 of DS1302 clock chips is connected with one end of one end of capacitance C1, quartz-crystal filter respectively；
The oscillation source X2 of DS1302 clock chips is connected with the other end of one end of capacitance C2, quartz-crystal filter respectively；Electricity
The other end for holding C1 is connected with the other end of capacitance C2, and is grounded；The reset terminals of DS1302 clock chips, input/output terminal, when
Clock input terminal is connected with control module (8) respectively, and the backup power supply incoming end of DS1302 clock chips is connected with stand-by power supply
It connects；The output end of signal access interface (3) is connected with the input terminal of second signal acquisition processing device (7) simultaneously, the second letter
The output end of number acquisition processing device (7) is connected with the input terminal of signal output interface (4)；The output end of power module (2)
It is connected respectively with the input terminal of control module (8), automatically controlled alternative output switch (10), automatically controlled alternative output switch (10)
Two output ends take the electric end, second signal acquisition processing device (7) to take with the first signal acquisition and processing apparatus (6) respectively
Electric end is connected；First signal acquisition and processing apparatus (6), second signal acquisition processing device (7) they include circuit board, with
And setting is sequentially connected the D/A converting circuit, amplifying circuit and signal filter circuit connect on circuit boards, wherein the signal
The output end of access interface (3) is believed with the input terminal of D/A converting circuit, second in the first signal acquisition and processing apparatus (6) respectively
The input terminal of D/A converting circuit is connected in number acquisition processing device (7), and signal is filtered in the first signal acquisition and processing apparatus (6)
The output end of signal filter circuit connects with signal output respectively in the output end of wave circuit, second signal acquisition processing device (7)
The input terminal of mouth (4) is connected；The box body (5) is made of aluminum material.
2. the bilateral signal picker of a kind of Intelligent fixed time according to claim 1, it is characterised in that：The control module (8)
For microprocessor.
3. the bilateral signal picker of a kind of Intelligent fixed time according to claim 2, it is characterised in that：The microprocessor is
Arm processor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610736430.9A CN106094667B (en) | 2016-08-29 | 2016-08-29 | A kind of bilateral signal picker of Intelligent fixed time |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610736430.9A CN106094667B (en) | 2016-08-29 | 2016-08-29 | A kind of bilateral signal picker of Intelligent fixed time |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106094667A CN106094667A (en) | 2016-11-09 |
| CN106094667B true CN106094667B (en) | 2018-11-13 |
Family
ID=57225453
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610736430.9A Active CN106094667B (en) | 2016-08-29 | 2016-08-29 | A kind of bilateral signal picker of Intelligent fixed time |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106094667B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107014504B (en) * | 2017-06-08 | 2019-01-04 | 苏州睿绮电子有限公司 | A kind of intelligence period progressive automatic liquid temperature detection device |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1715956A (en) * | 2004-06-30 | 2006-01-04 | 上海神开科技工程有限公司 | Double collecting machine system and it double collecting method for double machine hot back-up |
| CN201489534U (en) * | 2009-04-21 | 2010-05-26 | 西安迅腾科技有限责任公司 | Data acquisition transmission instrument adaptable to various on-line monitoring systems |
| CN102095923A (en) * | 2010-11-16 | 2011-06-15 | 北京航天测控技术开发公司 | Multiple-channel scanning A/D (Analog/Digital) collecting method and device |
| CN204595855U (en) * | 2015-05-11 | 2015-08-26 | 华中科技大学 | A kind of data collector |
| US9147463B1 (en) * | 2014-03-25 | 2015-09-29 | Megachips Corporation | Method and apparatus for data capture in DDR memory interface |
| CN204831638U (en) * | 2015-06-04 | 2015-12-02 | 成都胜英测控技术有限公司 | Digit pressure sensor with clock source |
| CN205983102U (en) * | 2016-08-29 | 2017-02-22 | 苏州盖恩茨电子科技有限公司 | Intelligence is bilateral signal collector regularly |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2546613B (en) * | 2014-06-24 | 2021-01-06 | Cirrus Logic Inc | Systems and methods for clock synchronization in a data acquisition system |
-
2016
- 2016-08-29 CN CN201610736430.9A patent/CN106094667B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1715956A (en) * | 2004-06-30 | 2006-01-04 | 上海神开科技工程有限公司 | Double collecting machine system and it double collecting method for double machine hot back-up |
| CN201489534U (en) * | 2009-04-21 | 2010-05-26 | 西安迅腾科技有限责任公司 | Data acquisition transmission instrument adaptable to various on-line monitoring systems |
| CN102095923A (en) * | 2010-11-16 | 2011-06-15 | 北京航天测控技术开发公司 | Multiple-channel scanning A/D (Analog/Digital) collecting method and device |
| US9147463B1 (en) * | 2014-03-25 | 2015-09-29 | Megachips Corporation | Method and apparatus for data capture in DDR memory interface |
| CN204595855U (en) * | 2015-05-11 | 2015-08-26 | 华中科技大学 | A kind of data collector |
| CN204831638U (en) * | 2015-06-04 | 2015-12-02 | 成都胜英测控技术有限公司 | Digit pressure sensor with clock source |
| CN205983102U (en) * | 2016-08-29 | 2017-02-22 | 苏州盖恩茨电子科技有限公司 | Intelligence is bilateral signal collector regularly |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106094667A (en) | 2016-11-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103513650A (en) | High-voltage direct-current electricity transmission converter valve control equipment and wave recording monitoring system thereof | |
| CN106094667B (en) | A kind of bilateral signal picker of Intelligent fixed time | |
| CN206007219U (en) | A kind of low-power consumption human body physiological parameter remote supervision system | |
| CN207908580U (en) | A kind of multifunctional intellectual ammeter | |
| CN110441593A (en) | A kind of Rogowski coil current signal acquisition system and acquisition method | |
| CN103076819B (en) | A kind of data processing method of fluid level control device | |
| CN106154955B (en) | A kind of two-way filtering temperature control detection switching signal collector | |
| CN205983102U (en) | Intelligence is bilateral signal collector regularly | |
| CN101282043A (en) | Novel electric power filter | |
| CN207008345U (en) | A kind of Demand-side energy information harvester of distributed photovoltaic access | |
| CN203720258U (en) | Voltage and current transient signal high-speed synchronous data sampling device | |
| CN106125653B (en) | A kind of double switching signal collectors of temperature control | |
| CN206850518U (en) | Programmable double-input uninterrupted switch power supply | |
| CN101826069B (en) | Communication circuit and method of singlechip | |
| CN203502471U (en) | Integrated electrical parameter detection circuit for monitoring terminal | |
| CN201903779U (en) | Remote management machine | |
| CN103869714A (en) | Digital quantity output board card | |
| CN201194331Y (en) | Novel electric power filter | |
| CN105915267A (en) | Power line carrier device for measurement and control system and control method thereof | |
| CN206863938U (en) | A kind of data communication machine with breakpoint transmission | |
| CN206497339U (en) | Double A/D chip sampling control circuit plates | |
| CN206574074U (en) | Interconnect device between multi -CPU plate based on high-speed synchronous universal serial bus | |
| CN108872830A (en) | A kind of single line test method for sensor conditioning chip | |
| CN206557818U (en) | Support the portable data store of transparent transmission | |
| CN206313692U (en) | Exciter control system based on double-nuclear DSP |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |