CN106024700B - Improve the method for three dimensional NAND channel filling - Google Patents

Improve the method for three dimensional NAND channel filling Download PDF

Info

Publication number
CN106024700B
CN106024700B CN201610515938.6A CN201610515938A CN106024700B CN 106024700 B CN106024700 B CN 106024700B CN 201610515938 A CN201610515938 A CN 201610515938A CN 106024700 B CN106024700 B CN 106024700B
Authority
CN
China
Prior art keywords
dimensional nand
deep trench
filling
film
ion beam
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201610515938.6A
Other languages
Chinese (zh)
Other versions
CN106024700A (en
Inventor
曾明
高晶
徐强
霍宗亮
梅绍宁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yangtze Memory Technologies Co Ltd
Original Assignee
Wuhan Xinxin Semiconductor Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan Xinxin Semiconductor Manufacturing Co Ltd filed Critical Wuhan Xinxin Semiconductor Manufacturing Co Ltd
Priority to CN201610515938.6A priority Critical patent/CN106024700B/en
Publication of CN106024700A publication Critical patent/CN106024700A/en
Application granted granted Critical
Publication of CN106024700B publication Critical patent/CN106024700B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)

Abstract

The present invention relates to the manufacturing field of three dimensional NAND more particularly to a kind of methods for improving the filling of three dimensional NAND channel.A method of improving the filling of three dimensional NAND channel, which comprises provide a three dimensional NAND substrate with deep trench;Prepare bottom and side wall that an AlO film covers the deep trench;Depositing TiN/W film fills the deep trench;Remove the part TiN/W film;Ion beam bombardment technique is carried out to the deep trench, to form funnel-form groove;It prepares SiO film and is full of the funnel-form groove.

Description

Improve the method for three dimensional NAND channel filling
Technical field
The present invention relates to the manufacturing field of three dimensional NAND more particularly to a kind of methods for improving the filling of three dimensional NAND channel.
Background technique
Three dimensional NAND substrate usually there will be two important defects when etching forms deep trench in the prior art, One is the selection due to aluminum oxide is relatively low, remains on deep trench side wall and do not etch complete aluminum oxide;Its Second is that almost all of oxide can not all seal ditch road junction since the depth-to-width ratio of the deep trench of three dimensional NAND substrate is very high, This will affect the storage performance of NAND.
Summary of the invention
In view of the problems of the existing technology, the present invention provides a kind of method of improvement three dimensional NAND channel filling, energy It is enough to seal the ditch road junction of the deep trench of three dimensional NAND substrate when filling silica, realize that silica is filled out completely Fill infundibulate groove.
The present invention adopts the following technical scheme:
A method of improving the filling of three dimensional NAND channel, which comprises
The one three dimensional NAND substrate with deep trench is provided;
Prepare bottom and side wall that an AlO film covers the deep trench;
Depositing TiN/W film fills the deep trench;
Remove the part TiN/W film;
Ion beam bombardment technique is carried out to the deep trench, to form funnel-form groove;
It prepares SiO film and is full of the funnel-form groove.
Preferably, the ion of the ion beam is argon ion.
Preferably, the electric current of the ion of the ion beam is 10~50mA, and/or
Energy is 0.5~2.5keV, and/or
Vacuum degree is less than or equal to 6.67 × 10 Pa.
Preferably, the bombardment of the ion beam is carried out using ion injection machine table.
Preferably, the material of the AlO film is aluminum oxide.
Preferably, the material of the TiN/W film is titanium nitride or tungsten.
Preferably, the material of the SiO film is silica.
Preferably, in the method, ion beam bombardment technique is carried out to the deep trench, in the channel of the deep trench Funnel-form groove is formed at mouthful.
The beneficial effects of the present invention are:
The present invention by using highdensity ion beam bombardment three dimensional NAND deep trench ditch road junction, due to ion beam to Hong The selectivity for hitting object is not high, can preferably remove aluminum oxide and silica at zanjon road junction, increases zanjon road junction Opening, such as form the opening of an inverted triangle funnel shaped, it is convenient can be compared in the filling process of subsequent silica Good seals zanjon road junction.
Detailed description of the invention
Fig. 1 is the structural schematic diagram of three dimensional NAND substrate of the present invention;
Fig. 2 is the shape appearance figure of deep trench after etching in the prior art;
Fig. 3 is the schematic diagram that NAND channel fills aluminium dioxide in the prior art;
Fig. 4 be plasma bombardment deep trench of the present invention ditch road junction after NAND channel shape appearance figure.
Specific embodiment
The present invention is further illustrated with specific embodiment with reference to the accompanying drawing, but not as limit of the invention It is fixed.
The present invention provides a kind of method of improvement three dimensional NAND channel filling, this method aims to solve the problem that three dimensional NAND substrate In deep trench filling problem, carry out deep trench filling before firstly the need of offer one have deep trench three dimensional NAND serve as a contrast Bottom uses high density ion bombardment to the sealing part of deep trench, to improve zanjon later after sequence of deposition, etching technics The problem of road is filled up completely.
Embodiment one
The present embodiment is intended to illustrate the structure of three dimensional NAND substrate, as shown in Figure 1, the three dimensional NAND substrate includes a substrate 100, source configuration and drain electrode structure are formed on substrate 100, wherein source configuration and drain electrode structure are by removing TiN/W What film 101 separated, the part of removal forms the deep trench of three dimensional NAND substrate, i.e. deep trench 102, source configuration and leakage Pole structure is connected to by semiconductor channel 103 with tunnel dielectric layer 104, and semiconductor channel 103 is U-shaped channel, needs to illustrate Be it is U-shaped can be English alphabet " U " shape.Tunnel dielectric layer 104 is formed on the side wall of semiconductor channel 103.
Also prepare an electrode 105 respectively on the semiconductor channel of source electrode and drain electrode, in source configuration and drain electrode structure, On substrate 100, it is sequentially depositing TiN/W film 101 and semiconductor layer 106 from the bottom to top, prepares silicon oxide layer 107 in topmost one On the semiconductor layer 106 of layer, the material of silicon oxide layer 107 can be silica, and the material of TiN/W film 101 can be tungsten Or titanium nitride.
In the present embodiment, the surface of semiconductor layer 106 is covered by an AlO film 108, neighbouring two semiconductor layers AlO film 108 between 106 is also to be connected by AlO film 108.AlO film also covers the surface of silicon oxide layer 107.This The material of AlO film in embodiment can be aluminum oxide.
Embodiment two
Based on the three dimensional NAND substrate with deep trench proposed in embodiment one, how the present embodiment improves if being stressed Deep trench is filled, i.e., the SiO film of filling can be sealed to the ditch road junction of deep trench completely.
As shown in Fig. 2, Fig. 2 is the shape appearance figure at ditch road junction after the TiN/W film 101 for etching deep trench in the prior art, As can be seen that not only having AlO film 108(at ditch road junction can be aluminum oxide Al in Fig. 22O3) blocking so that subsequent SiO Film is not easy completely to fill ditch road junction, at the same be also hung on the side wall of deep trench 102 remaining TiN/W film 101 not by Completely, silicon oxide layer 107 forms one at the ditch road junction of deep trench 102 in the etching process of TiN/W film 101 to etching Shallow ridges, this all makes the filling of subsequent SiO film 109 that can not seal the ditch road junction of deep trench 102, the effect that SiO film 109 is filled Fruit figure is as shown in Figure 3.
The present embodiment is not easy during depositing SiO film 109 by SiO in view of the deep trench 102 of high-aspect-ratio Film 109 is covered, and the stability and production yield rate of device are influenced, as shown in figure 3, being injected by ion injection machine table highly dense The plasma of degree bombards the ditch road junction of deep trench 102, in this way can be by AlO film 108 to form funnel-form groove It is whittled into the shape of inverted triangle, i.e. funnel-form groove, with silicon oxide layer 107 convenient for the filling of subsequent SiO film 109.
In the present embodiment, metal oxide Al2O3It is more sensitive to ion beam damage, likewise, silica and SiO2=Si Dangling bonds are even more so, can destroy SiO by injecting Ar+ ion beam2In=Si dangling bonds and gettering metal oxide Metal ion, therefore the ion beam injected can not only remove the Al hung on deep trench side wall2O3, it is often more important that, high-energy Ion beam forms a biggish funnel-form groove in channel mouth, eliminates Al2O3Blocking so that silica is better Fill the deep trench of three dimensional NAND substrate.
Further, the electric current of ion beam argon Ar+ be 10~50mA, energy be 0.5~2.5keV, vacuum degree≤ 6.67×10 Pa。
In conclusion ditch road junction of the present invention by using highdensity ion beam bombardment three dimensional NAND deep trench, due to Ion beam is not high to the selectivity of bombardment object, can preferably remove aluminum oxide and silica at zanjon road junction, increases The opening at big zanjon road junction, such as the groove of an inverted triangle funnel shaped is formed, the convenient filling in subsequent silica Preferably zanjon road junction can be sealed in journey.
It should be appreciated by those skilled in the art that those skilled in the art are combining the prior art and above-described embodiment can be with Realize the change case, this will not be repeated here.Such change case does not affect the essence of the present invention, not superfluous herein It states.
Presently preferred embodiments of the present invention is described above.It is to be appreciated that the invention is not limited to above-mentioned Particular implementation, devices and structures not described in detail herein should be understood as gives reality with the common mode in this field It applies;Anyone skilled in the art, without departing from the scope of the technical proposal of the invention, all using the disclosure above Methods and technical content many possible changes and modifications are made to technical solution of the present invention, or be revised as equivalent variations etc. Embodiment is imitated, this is not affected the essence of the present invention.Therefore, anything that does not depart from the technical scheme of the invention, foundation Technical spirit of the invention any simple modifications, equivalents, and modifications made to the above embodiment, still fall within the present invention In the range of technical solution protection.

Claims (7)

1. a kind of method for improving the filling of three dimensional NAND channel, which is characterized in that the described method includes:
The one three dimensional NAND substrate with deep trench is provided;
Prepare bottom and side wall that an AlO film covers the deep trench;
Depositing TiN/W film fills the deep trench;
Remove the part TiN/W film;
Ion beam bombardment technique is carried out to the deep trench, to form funnel-form groove;
It prepares SiO film and is full of the funnel-form groove;
Wherein, the material of the TiN/W film is titanium nitride or tungsten.
2. it is according to claim 1 improve three dimensional NAND channel filling method, which is characterized in that the ion beam from Son is argon ion.
3. it is according to claim 1 improve three dimensional NAND channel filling method, which is characterized in that the ion beam from The electric current of son is 10~50mA, and/or
Energy is 0.5~2.5keV, and/or
Vacuum degree is less than or equal to 6.67 × 10Pa.
4. the method according to claim 1 for improving the filling of three dimensional NAND channel, which is characterized in that use ion implantation apparatus Platform carries out the bombardment of the ion beam.
5. the method according to claim 1 for improving the filling of three dimensional NAND channel, which is characterized in that the AlO film Material is aluminum oxide.
6. the method according to claim 1 for improving the filling of three dimensional NAND channel, which is characterized in that the SiO film Material is silica.
7. the method according to claim 1 for improving the filling of three dimensional NAND channel, which is characterized in that right in the method The deep trench carries out ion beam bombardment technique, to form funnel-form groove at the ditch road junction of the deep trench.
CN201610515938.6A 2016-07-04 2016-07-04 Improve the method for three dimensional NAND channel filling Active CN106024700B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610515938.6A CN106024700B (en) 2016-07-04 2016-07-04 Improve the method for three dimensional NAND channel filling

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610515938.6A CN106024700B (en) 2016-07-04 2016-07-04 Improve the method for three dimensional NAND channel filling

Publications (2)

Publication Number Publication Date
CN106024700A CN106024700A (en) 2016-10-12
CN106024700B true CN106024700B (en) 2019-04-30

Family

ID=57106314

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610515938.6A Active CN106024700B (en) 2016-07-04 2016-07-04 Improve the method for three dimensional NAND channel filling

Country Status (1)

Country Link
CN (1) CN106024700B (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105529332A (en) * 2016-01-12 2016-04-27 清华大学 Decoded vertical grid 3D NAND and forming method thereof
CN105575909A (en) * 2016-02-15 2016-05-11 上海格易电子有限公司 3D NAND flash memory and manufacturing method thereof

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9496274B2 (en) * 2013-09-17 2016-11-15 Sandisk Technologies Llc Three-dimensional non-volatile memory device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105529332A (en) * 2016-01-12 2016-04-27 清华大学 Decoded vertical grid 3D NAND and forming method thereof
CN105575909A (en) * 2016-02-15 2016-05-11 上海格易电子有限公司 3D NAND flash memory and manufacturing method thereof

Also Published As

Publication number Publication date
CN106024700A (en) 2016-10-12

Similar Documents

Publication Publication Date Title
US20120282756A1 (en) Thin Film Filling Method
CN103632949B (en) The forming method of the hot oxygen medium layer of the inter polysilicon of groove type double-layer grid MOS
CN103871856B (en) The forming method of metal gates
CN104124193A (en) Groove isolation structure forming method
CN103715092B (en) Metal-oxide-semiconductor and forming method thereof
KR20180011854A (en) FINFET spacer etch without pin recess and gate-spacer pull-down
CN105448741A (en) Shield grid groove type MOSFET process method
US11127840B2 (en) Method for manufacturing isolation structure for LDMOS
CN103035561A (en) Process method for forming inclined angle at top of deep groove
CN104377123B (en) The method of growth low stress IGBT groove type grids
CN106024700B (en) Improve the method for three dimensional NAND channel filling
US7989310B2 (en) Filling of insulation trenches using CMOS standard processes for creating dielectrically insulated areas on a SOI disk
CN106548977B (en) Manufacturing method of air gap structure
CN105529264B (en) The forming method and ldmos transistor of ldmos transistor
CN108091687A (en) GaNHEMT and preparation method with plasma passivation layer
WO2014141472A1 (en) Semiconductor device, and manufacturing method for same
CN105529263B (en) The forming method and ldmos transistor of ldmos transistor
CN105845735A (en) MOSFET and preparation method thereof
CN209045527U (en) Fleet plough groove isolation structure
CN103021925A (en) STI (shallow trench isolation) manufacturing process, trench etching method and photoresist processing method
CN103187280A (en) Manufacturing method of fin type field effect transistor
CN109216372B (en) Method for forming semiconductor structure
CN105742179B (en) A kind of preparation method of IGBT device
CN105870172A (en) MOSFET and preparation method therefor
CN109148276A (en) The method for improving deep trench filling capacity

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20240319

Address after: No. 88, Weilai Third Road, Donghu New Technology Development Zone, Wuhan City, Hubei Province, 430000

Patentee after: YANGTZE MEMORY TECHNOLOGIES Co.,Ltd.

Country or region after: Zhong Guo

Address before: 430205 No.18, Gaoxin 4th Road, Donghu Development Zone, Wuhan City, Hubei Province

Patentee before: Wuhan Xinxin Semiconductor Manufacturing Co.,Ltd.

Country or region before: Zhong Guo