CN105788030B - A kind of cycle for saving memory replaces formula data transmission method for uplink - Google Patents
A kind of cycle for saving memory replaces formula data transmission method for uplink Download PDFInfo
- Publication number
- CN105788030B CN105788030B CN201610179517.0A CN201610179517A CN105788030B CN 105788030 B CN105788030 B CN 105788030B CN 201610179517 A CN201610179517 A CN 201610179517A CN 105788030 B CN105788030 B CN 105788030B
- Authority
- CN
- China
- Prior art keywords
- data
- memory
- flash
- flash memory
- sent
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G07—CHECKING-DEVICES
- G07C—TIME OR ATTENDANCE REGISTERS; REGISTERING OR INDICATING THE WORKING OF MACHINES; GENERATING RANDOM NUMBERS; VOTING OR LOTTERY APPARATUS; ARRANGEMENTS, SYSTEMS OR APPARATUS FOR CHECKING NOT PROVIDED FOR ELSEWHERE
- G07C5/00—Registering or indicating the working of vehicles
- G07C5/008—Registering or indicating the working of vehicles communicating information to a remotely located station
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0608—Saving storage space on storage systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0614—Improving the reliability of storage systems
- G06F3/0619—Improving the reliability of storage systems in relation to data integrity, e.g. data losses, bit errors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0629—Configuration or reconfiguration of storage systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0638—Organizing or formatting or addressing of data
- G06F3/064—Management of blocks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0646—Horizontal data movement in storage systems, i.e. moving data in between storage devices or systems
-
- G—PHYSICS
- G07—CHECKING-DEVICES
- G07C—TIME OR ATTENDANCE REGISTERS; REGISTERING OR INDICATING THE WORKING OF MACHINES; GENERATING RANDOM NUMBERS; VOTING OR LOTTERY APPARATUS; ARRANGEMENTS, SYSTEMS OR APPARATUS FOR CHECKING NOT PROVIDED FOR ELSEWHERE
- G07C5/00—Registering or indicating the working of vehicles
- G07C5/08—Registering or indicating performance data other than driving, working, idle, or waiting time, with or without registering driving, working, idle or waiting time
- G07C5/0841—Registering performance data
- G07C5/085—Registering performance data using electronic data carriers
Abstract
A kind of cycle for saving memory replaces formula data transmission method for uplink, is related to technical field of data transmission.The present invention in order to solve the problems, such as existing automobile data recorder product there are low memory, be easy to cause loss of data.Technical essential：Form data；Data will be formed to be stored in FLASH memory；Judge whether network state is unimpeded；One piece in FLASH memory is read in RAM；Data are sent；Until whether the data in FLASH are all sent；Control the data memory format inside FLASH memory：It is defined in FLASH memory per block number according to all in accordance with the first two byte data size.Using FLASH memory " expanding CPU memories ", cost is greatly reduced.In automobile data recorder product, the CPU selected by the present patent application only has the memory of 10K, can infinitely be expanded memory using FLASH, the widened limit, depending in the size of FLASH.
Description
Technical field
The present invention relates to a kind of cycles to replace formula data transmission method for uplink, is related to technical field of data transmission.
Background technology
Current vehicle-mounted product cost is lower and lower, and function is stronger and stronger, so high performance-cost ratio is chosen, it is sustainable
The CPU of extension is with regard to extremely important.Once having selected CPU, with gradually increasing for function, it is necessarily faced with the limitation of memory.Than
Such as when GPRS wants transmission data, due to network congestion or poor signal, data will be overstock, and there are memories for overstocked data
In, it may result in low memory over time, eventually lead to loss of data or systemic breakdown.
In small embedded systems, memory is often what CPU was carried, very limited.And FLASH really can be with accident
Expand, and present FLASH memory is extremely cheap, if FLASH can be utilized to increase the memory of CPU, really one is compared
More cost-effective way.
Invention content
The present invention in order to solve existing automobile data recorder product there are low memory, be easy to cause asking for loss of data
Topic provide a kind of cycle for saving memory instead of formula data transmission method for uplink.
The present invention adopts the technical scheme that solve above-mentioned technical problem：
A kind of cycle for saving memory replaces formula data transmission method for uplink, and the realization process of the method is：
Step 1: expand CPU memories using FLASH memory：Memory is expanded using FLASH, the widened limit depends on
In in the size of FLASH, it is as follows：
Step 1 (one) forms data：Determine the data to be sent；
Formation data are stored in FLASH memory by step 1 (two)；
Step 1 (three) judges whether network state is unimpeded, if performing step step 1 (four), otherwise back to step
Rapid one (one)；
The data of FLASH memory are carried out piecemeal by step 1 (four), and one piece in FLASH memory is read RAM
In,
Step 1 (five), data are sent；
Step 1 (six) judges whether data transmission succeeds, if performing step 1 (four), then will be in FLASH data
Another piece read in RAM；Otherwise step 1 (five) is performed to continue to send；
Step 1 (seven), judgment step one (four) FLASH in data whether be all sent, if it is tie
Otherwise beam performs step 1 (one).
Step 2: the data memory format inside control FLASH memory：In FLASH memory per block number according to all in accordance with
The first two byte data size defines.
It is further defined to：The FLASH memory is the interior memory for saving as 10M.
It is further defined to：Data memory format inside the FLASH memory is：It is respectively from front to back：Data
Size high byte, size of data low byte and data content.
It is further defined to：Every block number evidence in FLASH memory defines all in accordance with the first two byte is size of data,
It is followed by the data content to be sent.
It is further defined to：In step 1, memories of the selected CPU for 10K.
The beneficial effects of the invention are as follows：
The present invention is a kind of software scenario for increasing automobile data recorder product memory using FLASH, although the read-write of FLASH
The run time of system is delayed, but not substantive influence is caused to function, the benefit of increase memory can be brought, make low side
CPU can be applied in more occasions, so as to reduce cost.The present invention is a kind of low-cost increase automobile data recorder product
Memory techniques scheme, and it has been greatly saved space memory.
Using FLASH memory " expanding CPU memories ", cost is greatly reduced.In automobile data recorder product, Shen of the present invention
Please selected CPU there was only the memory (RAM) of 10K, memory can infinitely be expanded using FLASH, the widened limit, depending in
The size of FLASH.The price of the flash of 10M is in 10 yuans or so currently on the market.
Description of the drawings
Fig. 1 is the flow diagram of the present invention.
Specific embodiment
Specific embodiment one：As shown in Figure 1, a kind of cycle of saving memory described in present embodiment replaces formula data
The realization process of sending method is：
Step 1: expand CPU memories using FLASH memory：Memory is expanded using FLASH, the widened limit depends on
In in the size of FLASH, it is as follows：
Step 1 (one) forms data：Determine the data to be sent；
Formation data are stored in FLASH memory by step 1 (two)；
Step 1 (three) judges whether network state is unimpeded, if performing step step 1 (four), otherwise back to step
Rapid one (one)；
The data of FLASH memory are carried out piecemeal by step 1 (four), and one piece therein is read in RAM,
Step 1 (five), data are sent；
Step 1 (six) judges whether data transmission succeeds, if performing step 1 (four), then will be in FLASH data
Another piece read in RAM；Otherwise step 1 (five) is performed to continue to send；
Step 1 (seven), judgment step one (four) FLASH in data whether be all sent, if it is tie
Otherwise beam performs step 1 (one).
Step 2: the data memory format inside control FLASH memory：In FLASH memory per block number according to all in accordance with
The first two byte data size defines.
Specific embodiment two：As shown in Figure 1, the FLASH memory described in present embodiment saves as depositing for 10M to be interior
Reservoir.It is other same as the specific embodiment one.
Specific embodiment three：As shown in Figure 1, the data memory format described in present embodiment inside FLASH memory
For：It is respectively from front to back：Size of data high byte, size of data low byte and data content.Other and specific embodiment party
Formula one or two is identical.
Specific embodiment four：As shown in Figure 1, every block number in FLASH memory described in present embodiment according to all in accordance with
The first two byte is size of data to define, and is followed by the data content to be sent.It is other with specific embodiment one, two or
Three is identical.
Data memory format inside FLASH memory is as shown in the table：
| Size of data high byte | Size of data low byte | Data content |
Per block number, evidence defines all in accordance with the first two byte is size of data, is followed by the data content to be sent, this
Be not in the situation of data corruption after sample definition.
Specific embodiment five：As shown in Figure 1, a kind of cycle of saving memory described in present embodiment replaces formula data
Sending method, in step 1, memories of the selected CPU for 10K.It is other with specific embodiment one, two, three or four phases
Together.
The foregoing is only a preferred embodiment of the present invention, but protection scope of the present invention be not limited thereto,
Any one skilled in the art in the technical scope disclosed by the present invention, according to the technique and scheme of the present invention and its
Inventive concept is subject to equivalent substitution or change, should be covered by the protection scope of the present invention.
Claims (3)
1. a kind of cycle of saving memory for automobile data recorder product replaces formula data transmission method for uplink, it is characterised in that：Institute
The realization process for stating method is：
Step 1: expand CPU memories using FLASH memory：Memory is expanded using FLASH, the widened limit depends on
The size of FLASH, is as follows：
Step 1 (one) forms data：Determine the data to be sent；
Formation data are stored in FLASH memory by step 1 (two)；
Step 1 (three) judges whether network state is unimpeded, if step 1 (four) is performed, otherwise back to step 1
(1)；
The data of FLASH memory are carried out piecemeal by step 1 (four), and one piece in FLASH memory is read in RAM,
Step 1 (five), data are sent；
Step 1 (six) judges whether data transmission succeeds, if performing step 1 (four), then will be another in FLASH data
One piece reads in RAM；Otherwise step 1 (five) is performed to continue to send；
Step 1 (seven), judgment step one (four) FLASH in data whether be all sent, if it is terminate, it is no
Then perform step 1 (one)；
Step 2: the data memory format inside control FLASH memory：Per block number according to all in accordance with preceding two in FLASH memory
A byte data size defines；
Data memory format inside the FLASH memory is：It is respectively from front to back：Size of data high byte, data are big
Small low byte and data content；
Every block number evidence in FLASH memory defines all in accordance with the first two byte is size of data, is followed by what is sent
Data content.
2. a kind of cycle of saving memory for automobile data recorder product according to claim 1 is sent instead of formula data
Method, it is characterised in that：
The FLASH memory is the interior memory for saving as 10M.
3. a kind of cycle of saving memory for automobile data recorder product according to claim 1 is sent instead of formula data
Method, it is characterised in that：In step 1, memories of the selected CPU for 10K.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610179517.0A CN105788030B (en) | 2016-03-25 | 2016-03-25 | A kind of cycle for saving memory replaces formula data transmission method for uplink |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610179517.0A CN105788030B (en) | 2016-03-25 | 2016-03-25 | A kind of cycle for saving memory replaces formula data transmission method for uplink |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105788030A CN105788030A (en) | 2016-07-20 |
| CN105788030B true CN105788030B (en) | 2018-07-06 |
Family
ID=56391068
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610179517.0A Active CN105788030B (en) | 2016-03-25 | 2016-03-25 | A kind of cycle for saving memory replaces formula data transmission method for uplink |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105788030B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106855829A (en) * | 2016-10-18 | 2017-06-16 | 珠海格力节能环保制冷技术研究中心有限公司 | A kind of method and device of exented memory |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6665819B1 (en) * | 2000-04-24 | 2003-12-16 | Microsoft Corporation | Data capture and analysis for embedded systems |
| CN1521633A (en) * | 2003-01-31 | 2004-08-18 | 鑫创科技股份有限公司 | Window substratum flash memory storage system, management method and access method thereof |
| CN102035881A (en) * | 2010-11-19 | 2011-04-27 | 清华大学 | Data caching method of cloud storage system |
| CN102521174A (en) * | 2011-12-19 | 2012-06-27 | 厦门雅迅网络股份有限公司 | Method for data acquisition, storage and transmission |
-
2016
- 2016-03-25 CN CN201610179517.0A patent/CN105788030B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6665819B1 (en) * | 2000-04-24 | 2003-12-16 | Microsoft Corporation | Data capture and analysis for embedded systems |
| CN1521633A (en) * | 2003-01-31 | 2004-08-18 | 鑫创科技股份有限公司 | Window substratum flash memory storage system, management method and access method thereof |
| CN102035881A (en) * | 2010-11-19 | 2011-04-27 | 清华大学 | Data caching method of cloud storage system |
| CN102521174A (en) * | 2011-12-19 | 2012-06-27 | 厦门雅迅网络股份有限公司 | Method for data acquisition, storage and transmission |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105788030A (en) | 2016-07-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10331585B2 (en) | Read training a memory controller | |
| US11822822B2 (en) | Memory component having internal read-modify-write operation | |
| US10497409B2 (en) | Implementing DRAM row hammer avoidance | |
| CN112948295B (en) | FPGA and DDR high-speed data packet transmission system and method based on AXI4 bus | |
| CN102970711B (en) | Based on data transmission method and the device of multiple types network | |
| CN203630575U (en) | Communication structure between controller and expansion modules | |
| CN105788030B (en) | A kind of cycle for saving memory replaces formula data transmission method for uplink | |
| CN101325090A (en) | Offsetting cyclic redundancy code lanes from data lanes to reduce latency | |
| CN104102586A (en) | Address mapping processing method and address mapping processing device | |
| CN104965798A (en) | Data processing method, related device and data processing system | |
| CN104702860A (en) | FPGA-based (field programmable gate array-based) video image switching system | |
| US20160306548A1 (en) | A method for increasing burning speed of a system firmware | |
| CN101894005A (en) | Asynchronous FIFO transmission method from high-speed interfaces to low-speed interfaces | |
| CN108628776B (en) | Data read-write access control method and device | |
| CN105373444A (en) | EDAC (Error Detection And Correction) check code generation method of 8-bit-width external memory controller | |
| CN108231101A (en) | Storage control device and memory control methods | |
| CN203786511U (en) | Module for increasing capability of PLC expansion module | |
| CN106411479B (en) | Data receiver and its data transmission method based on HARQ technology | |
| CN109634880B (en) | Data acquisition equipment, data interaction equipment and data acquisition system | |
| CN104317750B (en) | A kind of storage medium structure that can independently stack connection | |
| CN110321309B (en) | Data transmission method and system | |
| CN104052815A (en) | K line synchronization method and system capable of saving traffic volume | |
| CN113254384B (en) | Data transmission method and system for many-core system | |
| WO2023159733A1 (en) | Memory circuit, data transmission circuit, and memory | |
| CN109800495B (en) | Clock tree optimization method and device based on DDR PHY physical implementation |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |