CN104317750B - A kind of storage medium structure that can independently stack connection - Google Patents

A kind of storage medium structure that can independently stack connection Download PDF

Info

Publication number
CN104317750B
CN104317750B CN201410569017.9A CN201410569017A CN104317750B CN 104317750 B CN104317750 B CN 104317750B CN 201410569017 A CN201410569017 A CN 201410569017A CN 104317750 B CN104317750 B CN 104317750B
Authority
CN
China
Prior art keywords
storage medium
access
storage
access controller
content
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410569017.9A
Other languages
Chinese (zh)
Other versions
CN104317750A (en
Inventor
张云舟
张陌
张刚
张胜
常青
张博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SHANXI DAXINHE TECHNOLOGY CO LTD
Original Assignee
SHANXI DAXINHE TECHNOLOGY CO LTD
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SHANXI DAXINHE TECHNOLOGY CO LTD filed Critical SHANXI DAXINHE TECHNOLOGY CO LTD
Priority to CN201410569017.9A priority Critical patent/CN104317750B/en
Publication of CN104317750A publication Critical patent/CN104317750A/en
Application granted granted Critical
Publication of CN104317750B publication Critical patent/CN104317750B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668Details of memory controller
    • G06F13/1694Configuration of memory controller to different memory types

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)

Abstract

The present invention relates to information storage medium, specifically a kind of storage medium structure that can independently stack connection.The present invention solves the problems, such as that existing autonomic storage medium can not expand memory capacity in the case where stacking connected mode.A kind of storage medium structure that can independently stack connection, including 1 storage medium, 1 access controller, 1 storage medium control interface, 1 access message frame for carrying destination address field (DAF);Storage medium is connected with access controller;Access controller is connected with storage medium control interface;1 predeterminable and modification register is provided with access controller;The storage content of register is:The address of storage medium;The storage content of destination address field (DAF) is:Access the address that message frame attempts the storage medium of access.The present invention is applied to server memory, solid-state storage array, hard disk array etc..

Description

A kind of storage medium structure that can independently stack connection
Technical field
The present invention relates to information storage medium, specifically a kind of storage medium structure that can independently stack connection.
Background technology
The information storage medium addressed using address wire(Such as hard disk, FLASH, DDR, SRAM)Typically by increasing address Line number mesh expands memory capacity, while need to eliminate the signal interference between address wire by reducing clock frequency.Yet with Access speed can be influenceed by reducing clock frequency so that improving access speed and expanding memory capacity turns into conflicting target. In order to solve this conflict, at present generally with the following method:1 storage medium is stored by 1 access controller and 1 Medium control interface is connected, and storage medium, access controller, storage medium control interface are packaged together, and is consequently formed 1 Individual autonomic storage medium, as shown in Figure 1.A kind of method for being referred to as stacking connection is as shown in Fig. 2 multiple autonomic storage media are led to Cross BoW(Bus only Write, a write bus)HPI is connected to, can be caused each from main memory on a write bus BoW The all exclusive bus bandwidth of storage media, thus reduces bus number, so as to improve Bus Clock Rate, and then improves access speed. However, although such stacking connection can improve access speed, memory capacity can not be expanded, concrete reason is as follows:Although Autonomic storage medium is accessed in a manner of message frame, but does not support to seek autonomic storage medium due to accessing message frame Location so that access message frame can not make a distinction discriminations to each storage medium only on write bus BoW so that it is multiple oneself Primary storage medium can only play a part of multiple information back-ups, and can not play a part of expanding memory capacity at all.Base In this, it is necessary to invent a kind of brand-new storage medium structure, connection side can not be being stacked to solve existing autonomic storage medium The problem of expanding memory capacity under formula.
The content of the invention
The present invention in order to solve the problems, such as that existing autonomic storage medium can not expand memory capacity in the case where stacking connected mode, Provide a kind of storage medium structure that can independently stack connection.
The present invention adopts the following technical scheme that realization:A kind of storage medium structure that can independently stack connection, including 1 Individual storage medium, 1 access controller, 1 storage medium control interface, 1 access message frame for carrying destination address field (DAF); Storage medium is connected with access controller;Access controller is connected with storage medium control interface;1 is provided with access controller Predeterminable and modification register;The storage content of register is:The address of storage medium;The storage content of destination address field (DAF) For:Access the address that message frame attempts the storage medium of access;1 section of semantic flow is provided with access controller;The semantic flow Content be:Only when the storage content of destination address field (DAF) and the identical storage content of register, just allow to access message frame Access storage media.
During work, a kind of multiple storage medium structures that can independently stack connection of the present invention are passed through into BoW(Bus Only Write, a write bus)Stacking is carried out with HPI to be connected, as shown in Figure 4.Specific work process is as follows:Main frame connects Mouth is sent in a broadcast manner accesses message frame to BoW, and it is each by the arrival of each storage medium control interface to access message frame Access controller, each access controller determine whether access message frame access storage media according to semantic flow, thus Discrimination is made a distinction to each storage medium so that accessing message frame and realizing, it is achieved thereby that the expansion of memory capacity.It is based on Said process, compared with existing autonomic storage medium, a kind of storage medium structure that can independently stack connection of the present invention By using brand new, realize support and access message frame addressing, so that accessing message frame realizes to each storage Medium makes a distinction discrimination, it is achieved thereby that expanding memory capacity in the case where stacking connected mode.
The present invention is rational in infrastructure, design is simple ingenious, and efficiently solving existing autonomic storage medium can not connect stacking The problem of expanding memory capacity under mode, suitable for server memory, solid-state storage array, hard disk array etc..
Brief description of the drawings
Fig. 1 is the structural representation of existing autonomic storage medium.
Fig. 2 is the working condition reference chart of existing autonomic storage medium.
Fig. 3 is the structural representation of the present invention.
Fig. 4 is the working condition reference chart of the present invention.
Embodiment
A kind of storage medium structure that can independently stack connection, including 1 storage medium, 1 access controller, 1 deposit Storage media control interface, 1 access message frame for carrying destination address field (DAF);
Storage medium is connected with access controller;
Access controller is connected with storage medium control interface;
1 predeterminable and modification register is provided with access controller;The storage content of register is:Storage medium Address;
The storage content of destination address field (DAF) is:Access the address that message frame attempts the storage medium of access;
1 section of semantic flow is provided with access controller;The content of the semantic flow is:Only when the storage of destination address field (DAF) When content is identical with the storage content of register, just allow to access message frame access storage media.
When it is implemented, the storage medium is DDR memory;The access controller is DDR access controllers;It is described Storage medium control interface is SDDR control interfaces.
The DDR memory is DDR memory or DDR2 memories or DDR3 memories or DDR4 memories;The DDR Access controller is DDR access controllers or DDR2 access controllers or DDR3 access controllers or DDR4 access controllers.

Claims (3)

  1. A kind of 1. storage medium structure that can independently stack connection, it is characterised in that:Including 1 storage medium, 1 access control Device, 1 storage medium control interface, 1 access message frame for carrying destination address field (DAF);
    Storage medium is connected with access controller;
    Access controller is connected with storage medium control interface;
    1 predeterminable and modification register is provided with access controller;The storage content of register is:For realizing to stacking The multiple different storage mediums to link together make a distinction the address of the storage medium of discrimination;
    The storage content of destination address field (DAF) is:Access the address that message frame attempts the storage medium of access;
    1 section of semantic flow is provided with access controller;The content of the semantic flow is:Only when the storage content of destination address field (DAF) When identical with the storage content of register, just allow to access message frame access storage media.
  2. 2. the storage medium structure according to claim 1 that can independently stack connection, it is characterised in that:The storage medium For DDR memory;The access controller is DDR access controllers;The storage medium control interface is SDDR control interfaces.
  3. 3. the storage medium structure according to claim 2 that can independently stack connection, it is characterised in that:The DDR storages Device is DDR memory or DDR2 memories or DDR3 memories or DDR4 memories;The DDR access controllers access for DDR Controller or DDR2 access controllers or DDR3 access controllers or DDR4 access controllers.
CN201410569017.9A 2014-10-23 2014-10-23 A kind of storage medium structure that can independently stack connection Active CN104317750B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410569017.9A CN104317750B (en) 2014-10-23 2014-10-23 A kind of storage medium structure that can independently stack connection

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410569017.9A CN104317750B (en) 2014-10-23 2014-10-23 A kind of storage medium structure that can independently stack connection

Publications (2)

Publication Number Publication Date
CN104317750A CN104317750A (en) 2015-01-28
CN104317750B true CN104317750B (en) 2018-01-05

Family

ID=52372985

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410569017.9A Active CN104317750B (en) 2014-10-23 2014-10-23 A kind of storage medium structure that can independently stack connection

Country Status (1)

Country Link
CN (1) CN104317750B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109445696B (en) * 2018-10-21 2021-10-08 山西达鑫核科技有限公司 Information storage equipment for network aggregation storage

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1965285A (en) * 2003-07-22 2007-05-16 米克伦技术公司 Apparatus and method for direct memory access in a hub-based memory system
CN101021815A (en) * 2007-03-19 2007-08-22 威盛电子股份有限公司 Storage access system and its memory access method
CN101751233A (en) * 2009-12-31 2010-06-23 成都索贝数码科技股份有限公司 Method and system for expanding capacity of memory device
JP2014048920A (en) * 2012-08-31 2014-03-17 Aisin Aw Co Ltd Electronic apparatus

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7287115B2 (en) * 2003-10-30 2007-10-23 Kabushiki Kaisha Toshiba Multi-chip package type memory system
JP2013073270A (en) * 2011-09-26 2013-04-22 Fujitsu Ltd Address translation device, arithmetic processing device and control method of arithmetic processing device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1965285A (en) * 2003-07-22 2007-05-16 米克伦技术公司 Apparatus and method for direct memory access in a hub-based memory system
CN101021815A (en) * 2007-03-19 2007-08-22 威盛电子股份有限公司 Storage access system and its memory access method
CN101751233A (en) * 2009-12-31 2010-06-23 成都索贝数码科技股份有限公司 Method and system for expanding capacity of memory device
JP2014048920A (en) * 2012-08-31 2014-03-17 Aisin Aw Co Ltd Electronic apparatus

Also Published As

Publication number Publication date
CN104317750A (en) 2015-01-28

Similar Documents

Publication Publication Date Title
TWI740897B (en) Memory subsystem with narrow bandwidth repeater channel
JP2021168203A (en) Apparatuses and methods for concurrently accessing multiple partitions of non-volatile memory
CN103019974B (en) memory access processing method and controller
CN101324869B (en) Multiplexor based on AXI bus
JP2009510594A (en) Portable data storage device using SLC and MLC flash memory
US20180341425A1 (en) Migrating data between memories
CN102541458B (en) A kind of method improving data writing speed of electronic hard disk
US10387047B2 (en) Memory circuit with improved read and write access
CN104143355B (en) A kind of method and apparatus of refreshed dram
US9455017B2 (en) Storage control device, storage device, information processing system, and storage control method
KR101785189B1 (en) Data writing method and memory system
WO2010105520A1 (en) Method, apparatus and system for reading data
US20180174624A1 (en) Memory component with adjustable core-to-interface data rate ratio
WO2019141050A1 (en) Refreshing method, apparatus and system, and memory controller
CN104317750B (en) A kind of storage medium structure that can independently stack connection
CN102033832B (en) Access control method of synchronous dynamic memory
US20140075103A1 (en) Method capable of increasing performance of a memory and related memory system
CN102681788A (en) Memory controller and a controlling method adaptable to dram
CN102567219B (en) The data transmission method of solid state hard disc SATA interface
CN103703448B (en) A kind of scheduling memory method and Memory Controller Hub
JP5633562B2 (en) Memory system and memory interface device
CN110413234B (en) Solid state disk
CN210155649U (en) Solid state disk
CN102073604B (en) Method, device and system for controlling read and write of synchronous dynamic memory
JP2004127305A (en) Memory controller

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant