CN105704417B - V-by-One picture signals are converted into the device and method of LVDS picture signals - Google Patents
V-by-One picture signals are converted into the device and method of LVDS picture signals Download PDFInfo
- Publication number
- CN105704417B CN105704417B CN201610151583.7A CN201610151583A CN105704417B CN 105704417 B CN105704417 B CN 105704417B CN 201610151583 A CN201610151583 A CN 201610151583A CN 105704417 B CN105704417 B CN 105704417B
- Authority
- CN
- China
- Prior art keywords
- data
- signals
- lvds
- module
- rgb signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/76—Television signal recording
- H04N5/765—Interface circuits between an apparatus for recording and another apparatus
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Compression Or Coding Systems Of Tv Signals (AREA)
Abstract
The invention discloses the device and method that a kind of V-by-One picture signals are converted into LVDS picture signals, this method includes：1) V-by-One data-signals are received, and parses the V-by-One data-signals and obtains V-by-One message transmission rates and V-by-One data channel quantity informations；2) the reception clock of V-by-One data channel, the V-by-One data-signals after output calibration are recovered according to the V-by-One message transmission rates；3) the V-by-One data-signals after the correction are converted by rgb signal according to the V-by-One data channel quantity information；4) rgb signal is divided by multilink rgb signal according to LVDS configuration orders；5) the multilink rgb signal is converted into multilink LVDS picture signals.The present invention can support that the V-by-One signals input of all specifications, standard, the electrical parameter for the LVDS signals that the LVDS signals of a variety of link transmission modes can be supported to export, and exported are not influenced by V-by-One signals.
Description
Technical field
The present invention relates to technical field of image signal processing, and LVDS is converted into particular to a kind of V-by-One picture signals
The device and method of picture signal.
Background technology
V-by-One interfaces (mobile industry processor interface) be it is a kind of can support 4K even 8K, 10K resolution ratio it is novel
Mobile device display interface, interface is by lane (channel) data-signal of transmission image data, transmission image correlated condition, control
The auxiliary channel signal of information (HDP hot plugs information, LOCK information etc.) processed forms.
But the display module of mainstream is due to the various originals such as production, technology, price, Consumers' Acceptance currently on the market
Because remaining in the interface of LVDS signals (Low-Voltage Differential Signaling low-voltage differential signals)
In standard, because LVDS signal standards is very ripe, picture display effect is also relatively good, the operation is stable, and by using
More link transmission modes such as single link (link), double link, four link, eight link can equally show the figure of various high definition resolution ratio
Picture.And it is high with the novel display module price that receives V-by-One signals, kind and manufacturer are less, display effect and steady
It is qualitative all not good enough.
For this reason, it may be necessary to which the various V-by-One picture signals of input can be converted into that different characteristics can be transmitted by a kind of equipment
LVDS picture signals in LVDS display modules come for showing image.
Invention content
In view of the above shortcomings of the prior art, the present invention discloses a kind of V-by-One picture signals and is converted into LVDS images letter
Number device and method, the present invention can support all specifications, standard V-by-One signals input, a variety of links can be exported
The LVDS signals of transmission mode, and the electrical parameter of the LVDS signals exported is not influenced by V-by-One signals.
Technical solution is used by realizing the object of the invention：A kind of V-by-One picture signals are converted into LVDS images letter
Number device, including be set in a programmable logic device control module, V-by-One data-signals parsing module, V-
By-One LINK conversion modules, rgb signal conversion module, LVDS transmission links segmentation module and LVDS picture signal moduluss of conversion
Block；Wherein,
The V-by-One data-signals parsing module parses the V-by- for receiving V-by-One data-signals
One data-signals obtain V-by-One message transmission rates and V-by-One data channel quantity informations；
The V-by-One LINK conversion modules are used to recover V-by- according to the V-by-One message transmission rates
The reception clock of One data channel, the V-by-One data-signals after output calibration；
The rgb signal conversion module is used for will be after the correction according to the V-by-One data channel quantity information
V-by-One data-signals are converted into rgb signal；
The LVDS transmission links segmentation module is used to the rgb signal being divided into multilink rgb signal；
The LVDS picture signals conversion module is used to the multilink rgb signal being converted into multilink LVDS images letter
Number；
The control module for realizing the control instruction of all functional modules in the programmable logic device transmission
With issue.
Preferably, in said program, link that the LVDS picture signals conversion module is issued according to the control module
Number, transmission coding mode, color range bit, the transmission configuration such as driving capability and preemphasis parameter state multilink LVDS to output
Picture signal is configured.
In addition, the present invention also provides a kind of methods that V-by-One picture signals are converted into LVDS picture signals, including with
Lower step：
Step 1：V-by-One data-signals are received, and parses the V-by-One data-signals and obtains V-by-One data
Transmission rate and V-by-One data channel quantity informations；
Step 2：The reception clock of V-by-One data channel is recovered according to the V-by-One message transmission rates, it is defeated
Go out the V-by-One data-signals after correction；
Step 3：According to the V-by-One data channel quantity information by the V-by-One data-signals after the correction
It is converted into rgb signal；
Step 4：The rgb signal is divided into multilink rgb signal according to LVDS configuration orders；
Step 5：The multilink rgb signal is converted into multilink LVDS picture signals.
The present invention has the following advantages：
(1) the V-by-One picture signals of input can be converted into the LVDS images of a variety of link transmission patterns by the present invention
Signal.
(2) present invention can support the input of all specifications, the V-by-One picture signals of standard, being capable of automatic identification V-
The data channel number of by-One picture signals, message transmission rate.
(3) associated control parameters (such as the LVDS link numbers, VESA JEIDA for the LVDS picture signals that the present invention is exported
Transmission coding mode, LVDS color ranges bit, transmission driving capability, preemphasis etc.) it can be arranged by upper layer software (applications), and input
V-by-One picture signals are unrelated, export the electrical parameter of LVDS picture signals not by the shadow of input V-by-One picture signals
It rings.
Description of the drawings
Fig. 1 is the apparatus structure block diagram that V-by-One picture signals of the present invention are converted into LVDS picture signals.
Fig. 2 is the method flow diagram that V-by-One picture signals of the present invention are converted into LVDS picture signals.
Specific implementation mode
The following further describes the present invention in detail with reference to the accompanying drawings and specific embodiments.
The programmable logic device of the present embodiment selects FPGA.
As shown in Figure 1, a kind of V-by-One picture signals disclosed by the invention are converted into the device packet of LVDS picture signals
Include the control module (1) being arranged in a fpga chip, V-by-One auxiliary signals parsing module (2), V-by-One data
Signal resolution module (3), V-by-One LINK conversion modules (4), rgb signal conversion module (5), the segmentation of LVDS transmission links
Module (6) and LVDS picture signals conversion module (7), V-by-One hot plugs detection module (8) and transmission sequence synchronization module
(9), wherein V-by-One hot plugs detection module (8) is connect with outside V-by-One image signal sources, and LVDS picture signals turn
Mold changing block (7) is connect with LVDS modules to be measured, and control module (1) is connect with host computer.
In above-described embodiment, V-by-One auxiliary signals parsing module (2) includes V-by-One accessory channel termination matchings
Module, physical layer transmission decoder module and formation-decoding module；V-by-One data-signals parsing module (3) includes V-by-One
Data channel termination matching module, data channel quantity detection module, transmission rate detection module；V-by-One LINK conversions
Module (4) includes data channel clock recovery module and transformation from serial to parallel processing module；Rgb signal conversion module (5) includes figure
As data solution module, image header parser module, rgb image data packet decoder module, RGB image sequence generation module, RGB figures
As data cache module, RGB image generation module；LVDS transmission links segmentation module (6) include rgb signal cache module,
LVDS data link divides module and LVDS image transmitting coding modules；LVDS picture signals conversion module (7) includes LVDS figures
As transmission stringization module and LVDS picture signal output modules；It includes image transmitting synchronizing sequence to transmit sequence synchronization module (9)
Detection module and image receive synchronization module.
The signal conversion process of above-described embodiment is described further with reference to Fig. 2.
In above-described embodiment, host computer after the power is turned on configures LVDS transmission configurations parameter and LVDS sequential in apparatus of the present invention
Parameter is handed down to control module (1).
In above-described embodiment, V-by-One hot plugs detection module (8) is for receiving external V-by-One image signal sources
The V-by-One auxiliary signals and V-by-One data-signals of input, and detect V-by-One auxiliary signals and V-by-One data
The connection status Real-time Feedback of signal gives control module (1), when the company of V-by-One auxiliary signals and V-by-One data-signals
It is normal to connect shape, control module (1) can start other function modules and carry out corresponding signal conversion operation, otherwise can stop other work(
The signal conversion operation of energy module, being passed to apparatus of the present invention so as to avoid external noise signal causes to output LVDS signals
Interference.
In above-described embodiment, when V-by-One hot plugs detection module (8) receives V-by-One auxiliary signals and V-by-
After One data-signals, V-by-One auxiliary signals are then sent to V-by-One accessory channel termination matching modules, by V-
By-One data-signals are sent to V-by-One data channel termination matching modules.
In above-described embodiment, V-by-One auxiliary signals are terminated in V-by-One accessory channel termination matching modules
Match, physics decoding operate carried out to receive feeding physical layer transmission decoder module after best V-by-One auxiliary signals,
The data such as HDP hot plugs information, LOCK information are captured, then data feeding formation-decoding module is parsed, obtains HDP
It is sent into control module (1) after hot plug information, LOCK information.V-by-One data channel termination matching modules are to V-by-One
Matching, equalization operation is terminated in data-signal, to be respectively fed to data after receiving best V-by-One data-signals
Number of channels detection module, transmission rate detection module, data channel clock recovery module and the detection of image transmitting synchronizing sequence
In module, data channel quantity detection module is detected the data channel quantity for being sent into signal, and testing result is sent into
Control module (1)；Simultaneous transmission rate detection module is detected the message transmission rate for being sent into signal, and by testing result
It is sent into control module (1).Since different message transmission rates corresponds to different V-by-One signal standards, present invention dress
Setting can be with the V-by-One picture signal of automatic identification difference V-by-One standards.
In above-described embodiment, transmission of the image transmitting synchronizing sequence detection module to the V-by-One data-signals received
Sequence is detected, and the transmission sequence issued with control module (1) is compared, when the transmission of V-by-One image data packets
When sequence does not meet the transmission sequence that control module (1) issues, image receive synchronization module can to V-by-One data-signals into
Row synchronization process, and synchronization process information is fed back into data channel clock recovery module through control module (1) and is serially turned simultaneously
Row processing module.
In above-described embodiment, data channel clock recovery module receives V-by-One data channel termination matching modules hair
After the V-by-One data-signals gone out, control module (1) issues transmission rate detection module to data channel clock recovery module
The message transmission rate and synchronization process information of feedback, data channel clock recovery module according to message transmission rate and it is synchronous at
Reason Information recovering goes out the reception clock of each data channel of V-by-One, and each data channel of V-by-One receives clock recovery according to it
The transmission data (to overcome distortion of the data in transmission process) that goes out in each data channel of V-by-One simultaneously serially turns
V-by-One data-signals after parallel processing module output calibration.
The synchronization process information that transformation from serial to parallel processing module is fed back according to control module (1) will be after the correction that received
V-by-One data-signals are converted into parallel V-by-One LINK data and are sent to image data solution module.Image data
Solution module carries out de-packaging operation to the parallel V-by-One LINK data received, obtains the image in header packet information and packet
Data, and it is respectively fed to image header parser module, rgb image data packet decoder module.Image header parser module pair
Data packet head is parsed to obtain the decoded information of data packet head and command word is sent into control module (1), control module (1) root
V-by- is completed according to these command words, decoded information and V-by-One data channel quantity control rgb image data packet decoder module
One data decoding operates to obtain rgb image data, then are sent to rgb image data cache module and are cached, together
When, control module (1) issues LVDS time sequence parameters to RGB image sequence generation module, RGB image sequence generation module according to
LVDS time sequence parameters generate corresponding RGB clock signals (VSync, HSync, DE) and are sent into RGB image generation module.RGB schemes
Picture generation module is under the control of RGB clock signals, and the image data that rgb image data cache module is cached is taken out, to defeated
Go out into the RGB image signal of standard, and is sent into rgb signal cache module and is cached.
In above-described embodiment, LVDS data link is divided module and is read according to the LVDS number of links that control module (1) issues
The RGB image signal of rgb signal cache module is divided into respectively into line link dividing processing, while by what RGB clock signals synchronized
In a data link.LVDS image transmittings coding module transmits coding mode (such as according to the LVDS that control module (1) issues
VESA, JEIDA), color range bit (6bit, 8bit, 10bit, 12bit), the multilink rgb signal is encoded, output it is more
Link LVDS coded datas.
In above-described embodiment, the LVDS configured transmissions that LVDS image transmitting string modules are issued according to control module (1) are (such as
LVDS clock transfer bit patterns, LVDS transmit stringization factor etc.) multilink LVDS coded datas are subjected to stringization processing, output
Multilink LVDS picture signals；The LVDS configured transmissions that LVDS picture signals output module is issued according to control module (1) are (such as
LVDS driving intensities, LVDS preemphasis, LVDS output impedances, LVDS output delays etc.) multilink LVDS picture signals are carried out
Adjustment, to the multilink LVDS picture signals after LVDS modules output adjustment to be measured.
The content that this specification is not described in detail belongs to the prior art well known to professional and technical personnel in the field.This field
Technical staff be readily appreciated that the foregoing is merely illustrative of the preferred embodiments of the present invention, be not intended to limit the invention, it is all
All any modification, equivalent and improvement made by within the spirit and principles in the present invention etc. should be included in the protection of the present invention
Within the scope of.
Claims (9)
1. a kind of V-by-One picture signals are converted into the device of LVDS picture signals, which is characterized in that including being set to one
Control module (1), V-by-One data-signals parsing module (3) in programmable logic device, V-by-One LINK moduluss of conversion
Block (4), rgb signal conversion module (5), LVDS transmission links segmentation module (6), LVDS picture signals conversion module (7) and biography
Defeated sequence synchronization module (9)；Wherein,
The V-by-One data-signals parsing module (3) parses the V-by- for receiving V-by-One data-signals
One data-signals obtain V-by-One message transmission rates and V-by-One data channel quantity informations；
The transmission sequence synchronization module (9) is used to detect the transmission sequence of the V-by-One data-signals, to the V-by-
One data-signals synchronize processing, obtain the synchronization process information of the V-by-One data-signals；
The V-by-One LINK conversion modules (4) are used for according to the V-by-One message transmission rates and the synchronous place
Reason Information recovering goes out the reception clock of V-by-One data channel, the V-by-One data-signals after output calibration；
The rgb signal conversion module (5) is used for will be after the correction according to the V-by-One data channel quantity information
V-by-One data-signals are converted into rgb signal；
The LVDS transmission links segmentation module (6) is used to the rgb signal being divided into multilink rgb signal；
The LVDS picture signals conversion module (7) is used to the multilink rgb signal being converted into multilink LVDS images letter
Number；
The control module (1) for realizing the transmission of the control instruction of all functional modules in the programmable logic device and
It issues.
2. V-by-One picture signals according to claim 1 are converted into the device of LVDS picture signals, which is characterized in that
The V-by-One data-signals parsing module (3) includes V-by-One data channel termination matchings module, transmission rate detection
Module and data number of channels detection module；Wherein,
The V-by-One data channel termination matching module to the V-by-One data-signals for being terminated matching；
The V-by-One data-signals that the transmission rate detection module is used to detect after matching obtain the V-by-One data
Transmission rate；
The V-by-One data-signals that the data channel quantity detection module is used to detect after matching obtain the V-by-One
Data channel quantity information.
3. V-by-One picture signals according to claim 2 are converted into the device of LVDS picture signals, which is characterized in that
The V-by-One LINK conversion modules (4) include data channel clock recovery module and transformation from serial to parallel processing module；Its
In,
The data channel clock recovery module receives the V-by-One data-signals after matching and according to the V-by-One number
The reception clock of V-by-One data channel, the V-by-One data-signals after output calibration are recovered according to transmission rate；
The transformation from serial to parallel processing module is used to the V-by-One data-signals after the correction being converted into parallel V-by-
One LINK data；The rgb signal conversion module (5) will be described parallel according to the V-by-One data channel quantity information
V-by-One LINK data conversions at rgb signal.
4. V-by-One picture signals according to claim 1 are converted into the device of LVDS picture signals, which is characterized in that
The LVDS transmission links segmentation module (6) includes rgb signal cache module, LVDS data link segmentation module and LVDS images
Transmit coding module；Wherein,
The rgb signal cache module is for caching the rgb signal；
The LVDS data link segmentation module is used to the rgb signal being divided into multilink rgb signal；
For being encoded to the multilink rgb signal, output multilink LVDS is compiled the LVDS image transmittings coding module
Code data.
5. V-by-One picture signals according to claim 4 are converted into the device of LVDS picture signals, which is characterized in that
The LVDS picture signals conversion module (7) includes LVDS image transmitting string modules and LVDS picture signal output modules；Its
In,
The LVDS image transmittings string module is used to carry out stringization processing to the multilink LVDS coded datas, exports multichain
Road LVDS picture signals；
The LVDS picture signals output module to the multilink LVDS signals for being transmitted Mass adjust- ment, output adjustment
Multilink LVDS picture signals afterwards.
6. V-by-One picture signals according to claim 1 are converted into the device of LVDS picture signals, which is characterized in that
Further include the V-by-One hot plugs detection module (8) being set in the programmable logic device, the V-by-One heat is inserted
Detection module (8) is pulled out for inputting the V-by-One data-signals, and to V- described in the control module (1) Real-time Feedback
The input state of by-One data-signals.
7. a kind of method that V-by-One picture signals are converted into LVDS picture signals, which is characterized in that include the following steps：
Step 1：V-by-One data-signals are received, and parses the V-by-One data-signals and obtains V-by-One data transmissions
Rate and V-by-One data channel quantity informations；
The transmission sequence for detecting the V-by-One data-signals synchronizes processing to the V-by-One data-signals, obtains
To the synchronization process information of the V-by-One data-signals；
Step 2：It is logical to go out V-by-One data according to the V-by-One message transmission rates and the synchronization process Information recovering
The reception clock in road, the V-by-One data-signals after output calibration；
Step 3：The V-by-One data-signals after the correction are converted according to the V-by-One data channel quantity information
At rgb signal；
Step 4：The rgb signal is divided into multilink rgb signal according to LVDS configuration orders；
Step 5：The multilink rgb signal is converted into multilink LVDS picture signals.
8. the method that V-by-One picture signals according to claim 7 are converted into LVDS picture signals, which is characterized in that
The step 3 further comprises：
(31) the V-by-One data-signals after the correction are converted into parallel V-by-One LINK data；
(32) according to the V-by-One data channel quantity information by the parallel V-by-One LINK data conversions at
Rgb signal.
9. the method that V-by-One picture signals according to claim 7 are converted into LVDS picture signals, which is characterized in that
The step 5 further comprises the steps：
(41) the multilink rgb signal is encoded, exports multilink LVDS coded datas；
(42) stringization processing is carried out to the multilink LVDS coded datas, exports multilink LVDS picture signals.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610151583.7A CN105704417B (en) | 2016-03-17 | 2016-03-17 | V-by-One picture signals are converted into the device and method of LVDS picture signals |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610151583.7A CN105704417B (en) | 2016-03-17 | 2016-03-17 | V-by-One picture signals are converted into the device and method of LVDS picture signals |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105704417A CN105704417A (en) | 2016-06-22 |
| CN105704417B true CN105704417B (en) | 2018-11-02 |
Family
ID=56221682
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610151583.7A Active CN105704417B (en) | 2016-03-17 | 2016-03-17 | V-by-One picture signals are converted into the device and method of LVDS picture signals |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105704417B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108206017B (en) * | 2018-01-25 | 2020-08-11 | 广州晶序达电子科技有限公司 | Method and system for improving screen jumping of liquid crystal panel |
| CN114040151B (en) * | 2021-09-28 | 2023-11-21 | 惠州华阳通用电子有限公司 | Panoramic looking-around system decoding method and device |
| CN113688080B (en) * | 2021-10-26 | 2022-01-21 | 长芯盛（武汉）科技有限公司 | DP signal transmission device and method for improving transmission link compatibility |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103198807A (en) * | 2013-04-12 | 2013-07-10 | 深圳市华星光电技术有限公司 | Display signal processing system and circuit board and liquid crystal display device |
| CN104363405A (en) * | 2014-10-31 | 2015-02-18 | 深圳创维－Rgb电子有限公司 | Ultrahigh-definition signal conversion device and conversion method thereof |
| US9009379B1 (en) * | 2014-01-10 | 2015-04-14 | Lattice Semiconductor Corporation | Communicating with MIPI-compliant devices using non-MIPI interfaces |
| CN204652546U (en) * | 2015-06-05 | 2015-09-16 | 武汉精测电子技术股份有限公司 | For LVDS being converted to the system of V-BY-ONE vision signal |
-
2016
- 2016-03-17 CN CN201610151583.7A patent/CN105704417B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103198807A (en) * | 2013-04-12 | 2013-07-10 | 深圳市华星光电技术有限公司 | Display signal processing system and circuit board and liquid crystal display device |
| US9009379B1 (en) * | 2014-01-10 | 2015-04-14 | Lattice Semiconductor Corporation | Communicating with MIPI-compliant devices using non-MIPI interfaces |
| CN104363405A (en) * | 2014-10-31 | 2015-02-18 | 深圳创维－Rgb电子有限公司 | Ultrahigh-definition signal conversion device and conversion method thereof |
| CN204652546U (en) * | 2015-06-05 | 2015-09-16 | 武汉精测电子技术股份有限公司 | For LVDS being converted to the system of V-BY-ONE vision signal |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105704417A (en) | 2016-06-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105704418B (en) | MIPI picture signals are converted into the device and method of LVDS picture signals | |
| CN105472288B (en) | A kind of V-BY-ONE vision signals single channel turns the device and method of multichannel | |
| CN103475842A (en) | Method for converting LVDS video signals into MIPI video signals | |
| CN103475840B (en) | Method for switching four-link LVDS video signals into MIPI video signals | |
| CN105812702B (en) | A kind of DP picture signal is converted into the device and method of LVDS picture signal | |
| CN105491373B (en) | A kind of LVDS vision signals single channel turns the device and method of multichannel | |
| CN105704417B (en) | V-by-One picture signals are converted into the device and method of LVDS picture signals | |
| CN104809996B (en) | Many kinds of method and apparatus of the data-signal of LANE numbers of MIPI are realized based on FPGA | |
| CN104952422B (en) | A kind of method and system that module displays parameter is adjusted in MIPI module displays images | |
| CN105491318A (en) | Device and method for single-path to multiple-path conversion of DP video signals | |
| US9262988B2 (en) | Radio frequency interference reduction in multimedia interfaces | |
| CN105405375B (en) | A kind of MIPI vision signals single channel turns the device and method of multichannel | |
| CN109413397A (en) | A kind of low delay resolution ratio adaptive video optical fiber transmission coding/decoding method | |
| CN104796654B (en) | The method and apparatus that 8LANE, 16LANE MIPI signals are realized based on FPGA | |
| CN105472287B (en) | A kind of single channel HDMI video signal single channel turns the device and method of multichannel | |
| CN104954723A (en) | Method and system for converting LVDS (low-voltage differential signaling) video signals into 1LANE DP (display port) video signals | |
| CN105812703B (en) | HDMI video signal is converted into the device and method of LVDS vision signal | |
| CN104796653B (en) | The method and apparatus that MIPI signals are transmitted under LPDT patterns realized based on FPGA | |
| CN103475843A (en) | Method for converting double-LINK LVDS video signals into MIPI video signals | |
| CN105049773A (en) | Method of transforming LVDS video signal into DP video signal and system of transforming LVDS video signal into DP video signal | |
| CN203504677U (en) | Device for converting LVDS video signal into MIPI video signal | |
| CN104967808A (en) | Method and system converting LVDS video signals to 2LANE DP video signals | |
| CN105025291A (en) | Method and device for generating TTL video signal | |
| CN104853133A (en) | Method and system for converting LVDS video signals into 8Lane V-BY-ONE video signals | |
| CN104935859A (en) | Method and system for converting LVDS video signals into V-BY-ONE video signals suitable for 32 Lane |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information | ||
| CB02 | Change of applicant information |
Address after: 430070 Hubei City, Hongshan Province, South Lake Road, No. 53, Hongshan Venture Center, building on the 4 floor, No. Applicant after: Wuhan fine test electronics group Limited by Share Ltd Address before: 430070 Hubei City, Hongshan Province, South Lake Road, No. 53, Hongshan Venture Center, building on the 4 floor, No. Applicant before: Wuhan Jingce Electronic Technology Co., Ltd. |
|
| GR01 | Patent grant | ||
| GR01 | Patent grant |