CN105656460B - A kind of system and method for binary system angular amount signal conversion - Google Patents

A kind of system and method for binary system angular amount signal conversion Download PDF

Info

Publication number
CN105656460B
CN105656460B CN201410649281.3A CN201410649281A CN105656460B CN 105656460 B CN105656460 B CN 105656460B CN 201410649281 A CN201410649281 A CN 201410649281A CN 105656460 B CN105656460 B CN 105656460B
Authority
CN
China
Prior art keywords
signal
input
internal state
angle
increase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410649281.3A
Other languages
Chinese (zh)
Other versions
CN105656460A (en
Inventor
曹建章
张宏刚
邓晰文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
No 618 Research Institute of China Aviation Industry
Original Assignee
No 618 Research Institute of China Aviation Industry
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by No 618 Research Institute of China Aviation Industry filed Critical No 618 Research Institute of China Aviation Industry
Priority to CN201410649281.3A priority Critical patent/CN105656460B/en
Publication of CN105656460A publication Critical patent/CN105656460A/en
Application granted granted Critical
Publication of CN105656460B publication Critical patent/CN105656460B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Manipulation Of Pulses (AREA)

Abstract

The present invention is the system and method for belonging to a kind of binary system angular amount signal conversion based on digital circuit.It is related to the switch technology to angle signal.The present invention, which is realized, is converted to orthogonal increment pulse for binary system angular amount.The scheme that the present invention takes is that the storage for designing an accumulator and comparator progress internal state angle and size compare.By comparing the size of input angle and internal state angle, internal state angular amount is gradually increased or decreased to state identical with input angle.Output orthogonal increment pulse signal is calculated in internal state angle change procedure.Binary digit angular amount can be converted to orthogonal increment pulse by this switch technology, the driving capability of certain motor drivers that cannot use rotary transformer can be improved in this technology.The output signal of rotary transformer is subjected to R/D resolving, and carries out number of angles/orthogonal increment pulses switch, these drivers is enable to be compatible with rotary transformer.

Description

A kind of system and method for binary system angular amount signal conversion
Technical field
The present invention relates to digital circuit technique fields.
Background technique
In certain engineering modules for having rotary motion, motor driver is needed to carry out motor rotation control.Motor driven Device needs to obtain the angle information of motor in control.The sensor for obtaining angle information has very much, and wherein rotary transformer has There is high reliability.But it is limited by its principle, many drivers cannot use rotary transformer as angular transducer, or to making Rotary transformer has many limitations.Therefore it needs to resolve the output signal of rotary transformer, obtains binary system angle Degree evidence, and this binary system angle-data is converted into orthogonal increment pulse signal, to adapt to driver use.
Binary system angle-data is the binary digit amount of multidigit, and value illustrates the rotation angle of rotating mechanism, value Value range is:0~(2n- 1), digit is more, and resolution ratio is higher.Orthogonal increment pulse is the orthogonal pulse signal in 3 tunnels, including A phase, B phase and Z phase.Wherein A phase and B phase are mutually orthogonal, when rotational structure rotates forward, the pulse signal ratio B phase arteries and veins of A phase Advanced 90 ° of the signal of punching;When rotating mechanism rotates backward, the pulse signal of the pulse signal ratio B phase of A phase lags 90 °;Work as rotation When rotation mechanism goes to 0, Z phase exports positive pulse, other moment are negative.
Summary of the invention
It is of the invention the technical problem to be solved is that:Based on digital circuit, binary system angle-data is converted to orthogonal Delta pulse, enabling cannot use the driver of rotary transformer or Other Engineering module device to use rotary transformer.
The present invention provides a kind of systems of binary system angular amount signal conversion, characterized in that including increasing and decreasing accumulator (1), comparator (2), zero-crossing detector (3), direction door (4) and pulsed logic (5):
Increase and decrease accumulator (1), control is increased and decreased for latching internal state angle and to it, then by internal state angle Degree signal, which exports, gives comparator (2);Increasing and decreasing a kind of accumulator (1) embodiment is using single or multistage 74193 binary system 4 Increase and decrease accumulator.
Comparator (2), exports for comparing the size of input angle Yu internal state angle, and by result;A kind of implementation Mode is using 4 bit comparator of single or multistage 7485 binary system.
Zero-crossing detector (3) exports further judgement to comparator (2) size logic, and the size judgement for correcting zero passage is patrolled Mistake is collected, judging result is exported to direction door (4);Input includes the signal of expression size of comparator (2) output and defeated Enter angle and internal state angle.When input angle high 2 are all 1 and internal state angle is all 0, output indicates " being less than " Signal results;When input angle high 2 are all 0 and internal state angle is all 1, output indicates the signal node of " being greater than " Fruit;Otherwise result identical with the result inputted from comparator (2) is exported.
One embodiment of the present invention, zero-crossing detector (3) with 2 signals to direction door (4) export comparison result, one A signal is A>B, one is A<B.When inputting A greater than input B, A is exported>B is effective, A<B is invalid;When input A is less than input B When, export A>B is invalid, A<B is effective;When inputting A equal to input B, A is exported>B and A<B is all invalid.Zero-crossing detector (3) is adopted Zero passage size, which is carried out, with the mode that 4 quadrants divide judges amendment.Binary number is divided equally from minimum value (0) to maximum value (2n) For 4 quadrants, respectively 0,1,2,3.Binary number judges which quadrant it is located at by highest two, such as 82 system numbers (0100 0010)2Positioned at 1st quadrant.It is located at the 0th quadrant when inputting A, and B is located at third quadrant, correction result A>B;When A In third quadrant, and when B is located at 0 quadrant, correction result A<B;Other situations are without amendment.
Direction door (4), according to the judging result that zero-crossing detector (3) export, guidance external clock input increases for controlling The amount for subtracting accumulator (1) is to increase or reduce;Direction door (4) input includes the expression size exported from zero-crossing detector (3) Signal and external timing signal;The signal that output control increase and decrease accumulator (1) increaseds or decreases.When being indicated in input terminal When the signal of size is " being greater than ", then the clock signal of input is introduced into output to the signal end for indicating " increase ", control increases Subtract accumulator (1) increase;When the signal for indicating size in input terminal is " being less than ", then the clock signal of input is introduced into defeated The signal end of " reduction " is indicated in out, control increase and decrease accumulator (1) reduces;When the signal for indicating size in input terminal is " being equal to " When, clock signal is not introduced into any output end.
One embodiment of the present invention, direction door (4) input terminal indicate the A of " being greater than ">B input terminal indicates " small In " A<B input terminal and external clock input terminal CLK;Output includes indicating the end UP of " increase " and indicating " reduction " The end DOWN.Work as A>When B is high, indicate to increase, the output at the end UP follows the input clock signal of external clock CLK;Work as A<B is height When, it indicates to reduce, the output of DOWN follows the input clock signal of external clock CLK;Work as A>B and A<B is high or is low When, the end UP and the end DOWN do not follow the input clock signal of external clock CLK.
Pulsed logic (5) is counted under the control of external clock according to the internal state angle of increase and decrease accumulator (1) output Calculate the orthogonal increment pulse to be exported.
Further, the zero-crossing detector (3).The input of zero-crossing detector (3) includes the expression of comparator (2) output The signal and input angle and internal state angle of size.When high 2 of input angle is all for 1 and internal state angle is all 0 When, output indicates the signal results of " being less than ";When input angle high 2 are all 0 and internal state angle is all 1, table is exported Show the signal results of " being greater than ";Otherwise result identical with the result inputted from comparator (2) is exported.
Further, the direction door (4).Direction door input includes the expression size exported from zero-crossing detector (3) Signal and external timing signal;The signal that output control increase and decrease accumulator (1) increaseds or decreases.When expression is big in input terminal When small signal is " being greater than ", then the clock signal of input is introduced into output to the signal end for indicating " increase ", control increase and decrease Accumulator (1) increases;When the signal for indicating size in input terminal is " being less than ", then the clock signal of input is introduced into output The middle signal end for indicating " reduction ", control increase and decrease accumulator (1) reduce;When the signal for indicating size in input terminal is " being equal to " When, clock signal is not introduced into any output end.
Further, the pulsed logic (5).The input of pulsed logic includes internal state angle and external clock;It is defeated Orthogonal increment pulse signal out.(the rising edge when external clock generates rising edge effective for pulsed logic (5) or failing edge Or failing edge is opposite with increase and decrease accumulator (1)), orthogonal increment arteries and veins of the pulsed logic (5) according to internal state angle calculation at this time Punching.
Pulsed logic (5) input includes binary number P and clock signal clk;Input A+, A- of orthogonal increment pulse, B+, B-, Z+ and Z-.According to 74193 logical relation, increase and decrease accumulator (1) the failing edge of clock calculate binary number increase or It reduces, so pulsed logic (5) will calculate output orthogonal increment pulse in the rising edge of clock.When the end input clock signal CLK When inputting rising edge, pulsed logic (5) is calculate by the following formula A+ and A-, B+ and B-, Z+ and Z- by binary load P;
The present invention provides a kind of methods of binary system angular amount signal conversion, which is characterized in that includes the following steps:
Internal state angle lock is existed in increase and decrease accumulator (1), then exports internal state angle signal to comparing Device (2);
Comparator (2) compares the size of input angle Yu internal state angle, and exports result;
Zero-crossing detector (3) exports further judgement to comparator (2) size logic, corrects the size decision logic of zero passage Mistake exports judging result to direction door (4);
The judging result that direction door (4) is exported according to zero-crossing detector (3), guidance external clock input, control increase and decrease are tired The amount for adding device (1) is to increase or reduce;
Pulsed logic (5) calculates under the control of external clock according to the internal state angle of increase and decrease accumulator (1) output The orthogonal increment pulse to be exported.
Its specific calculating process is as follows:
1. an internal state angle is arranged, and by increase and decrease accumulator latch it.
2. comparing input angle measurement and internal state angle by a comparator, result is exported to zero crossing detection module In.
3., according to the value of input angle and internal state angle, being modified to result in zero crossing detection module.Mainly When two angles distinguish pole maximum and minimum, the size relation of the two angles is corrected.Result is exported into direction door module.
4. in the door module of direction, according to the size relation of input angle and internal state angle, into increase and decrease accumulator Input clock, the internal state angle that control increases and decreases in accumulator are close to input angle.
5. pulsed logic module exports just according to internal state angle calculation during the variation of internal state angle Hand over delta pulse.
The present invention has the advantage that and beneficial effect:The present invention is based on the binary system of digital circuit angular amount/orthogonal increments Pulse signal conversion module, speed is fast in use, high reliablity, and cost of implementation is small.It is realized by signal conversion The expansion of drive compatibility.
Detailed description of the invention
Fig. 1 is the binary system angular amount based on digital circuit/orthogonal increment pulses switch method schematic diagram, wherein is increased Subtract accumulator 1., comparator 2., zero-crossing detector 3., direction door 4. with pulsed logic 5.;
Fig. 2 is a kind of binary system angular amount based on digital circuit/implementation method of orthogonal increment pulses switch number electricity Lu Tu;
Fig. 3 is a kind of implementation digital circuit figure of zero-crossing detector;
Fig. 4 is a kind of implementation digital circuit figure of direction door;
Fig. 5 is a kind of implementation digital circuit figure of pulsed logic;
Specific embodiment
With reference to attached drawing 2, the present invention is described in further details below.Design 4 binary system angular transition delta pulses The step of module, the solution above-mentioned binary system angular amount based on digital circuit/orthogonal increment pulses switch method, is as follows:
1, select the DM74LS193 of Fairchild company as increase and decrease accumulator (1).
2, select the M74HC85 of STMicroelectronics company as comparator (2).
It 3, is a kind of implementation digital circuit figure of zero-crossing detector (3) with reference to attached drawing 3.Work as A0A1Simultaneously to be high and B0B1When being simultaneously low, ignore A<B and B>The value of A exports P<Q is height, P>Q is low;Work as A1A0It is simultaneously low and B1B0It is simultaneously Gao Shi ignores A<B and B>The value of A exports P<Q is low, P>Q is height;Other situations P<Q is A<The value of B, P>Q is B>The value of A.
It 4, is a kind of implementation digital circuit figure of direction door (4) with reference to attached drawing 4.Work as A>B is high, A<When B is low, UP Clock signal is followed, DOWN keeps high;Work as A>B is low, A<When B is high, UP keeps high, and DOWN follows clock signal.
It 5, is a kind of implementation digital circuit figure of pulsed logic (5) with reference to attached drawing 5.According to P0-3Value calculate output Delta pulse, latch and export when CLK generates rising edge.
Embodiment
1, with reference to attached drawing 2, illustrate one kind of 4 binary system angular transition delta pulse modules of the invention below in real time Example.
2, select the DM74LS193 of Fairchild company as increase and decrease accumulator (1).By inputted as module two into Angular amount processed is inputted from the end DATA of DM74LS193.The end CLEAR is set low, height is set at the end BORROW and the end CARRY, is drawn from the end LOAD Enter to load signal.
3, select the M74HC85 of STMicroelectronics company as comparator (2).By the output of DM74LS193 Data are input to the end B of M74HC85, and the binary system angular amount data of module are input to the end A of M74HC85.A<The end B, A=B End and the end A=B are set low.
4,3 zero-crossing detector (3) digital circuit is built with reference to the accompanying drawings.By low the two of the binary system angular amount of module input Low two of the internal state angle latched in position, and increase and decrease accumulator (1), respectively as the A of zero-crossing detector (3)1A0With B1B0Input.By the P of comparator (2)>Q and P<Q is separately input to the input terminal A of zero-crossing detector (3)>B and A<B.
5,4 direction door (4) digital circuit is built with reference to the accompanying drawings.By the P of zero-crossing detector (3)>Q and P<Q is separately input to The input terminal A of direction door (4)>B and A<B.External timing signal CLK is introduced simultaneously.
6,5 pulsed logic (5) digital circuit is built with reference to the accompanying drawings.The internal state angle latched in accumulator (1) will be increased and decreased Degree is input to the data terminal P of pulsed logic (5).External timing signal CLK is introduced simultaneously.

Claims (2)

1. a kind of system of binary system angular amount signal conversion, characterized in that including increasing and decreasing accumulator (1), comparator (2), mistake Null detector (3), direction door (4) and pulsed logic (5):
Increase and decrease accumulator (1), control is increased and decreased for latching internal state angle and to it, then believes internal state angle Comparator (2) are given in number output;
Comparator (2), exports for comparing the size of input angle Yu internal state angle, and by result;
Zero-crossing detector (3) exports further judgement to comparator (2) size logic, and the size decision logic for correcting zero passage is wrong Accidentally, judging result is exported to direction door (4);
Direction door (4), according to the judging result that zero-crossing detector (3) export, guidance external clock input is tired for controlling increase and decrease The amount for adding device (1) is to increase or reduce;
Pulsed logic (5) is calculated under the control of external clock and is wanted according to the internal state angle of increase and decrease accumulator (1) output The orthogonal increment pulse of output;
The zero-crossing detector (3), the input of zero-crossing detector (3) they include the signal of the expression size of comparator (2) output, with And input angle and internal state angle export expression when input angle high 2 are all 1 and internal state angle is all 0 The signal results of " being less than ";When input angle high 2 are all 0 and internal state angle is all 1, output indicates the letter of " being greater than " Number result;Otherwise result identical with the result inputted from comparator (2) is exported;
The direction door (4), direction door input include the signal of the expression size exported from zero-crossing detector (3), and external Clock signal;The signal that output control increase and decrease accumulator (1) increaseds or decreases, when the signal for indicating size in input terminal is " big In " when, then the clock signal of input is introduced into output to the signal end for indicating " increase ", control increase and decrease accumulator (1) increases; When the signal for indicating size in input terminal is " being less than ", then the clock signal of input is introduced into output indicates " reduction " Signal end, control increase and decrease accumulator (1) reduce;When the signal for indicating size in input terminal is " being equal to ", not by clock signal It is introduced into any output end;
The pulsed logic (5), the input of pulsed logic include internal state angle and external clock;Export orthogonal increment pulse Signal, when external clock generates rising edge effective for pulsed logic (5) or failing edge, the touching of the rising edge or failing edge It sends out along direction with the triggering of increase and decrease accumulator (1) edge on the contrary, pulsed logic (5) is according to internal state angle calculation at this time orthogonal Delta pulse.
2. a kind of method of binary system angular amount signal conversion, which is characterized in that include the following steps:
Internal state angle lock is existed in increase and decrease accumulator (1), then exports internal state angle signal to comparator (2);
Comparator (2) compares the size of input angle Yu internal state angle, and exports result;
Zero-crossing detector (3) exports further judgement to comparator (2) size logic, and the size decision logic for correcting zero passage is wrong Accidentally, judging result is exported to direction door (4), the input of zero-crossing detector (3) includes the expression size of comparator (2) output Signal and input angle and internal state angle, it is defeated when input angle high 2 are all 1 and internal state angle is all 0 The signal results of " being less than " are indicated out;When input angle high 2 are all 0 and internal state angle is all 1, output indicates " big In " signal results;Otherwise result identical with the result inputted from comparator (2) is exported;
The judging result that direction door (4) is exported according to zero-crossing detector (3), guidance external clock input, control increase and decrease accumulator (1) amount is to increase or reduce, and direction door (4) input includes the letter of the expression size exported from zero-crossing detector (3) Number and external timing signal;Output control increase and decrease accumulator (1) signal for increaseing or decreasing, when indicating size in input terminal Signal be " being greater than " when, then by the clock signal of input be introduced into output in indicate " increases " signal end, control increase and decrease tire out Device (1) is added to increase;When the signal for indicating size in input terminal is " being less than ", then the clock signal of input is introduced into output Indicate the signal end of " reduction ", control increase and decrease accumulator (1) reduces;When the signal for indicating size in input terminal is " being equal to ", Clock signal any output end is not introduced into;
Pulsed logic (5) calculates under the control of external clock according to the internal state angle of increase and decrease accumulator (1) output and wants defeated The input of orthogonal increment pulse out, the pulsed logic (5) includes internal state angle and external clock;Export orthogonal increment Pulse signal, when external clock generates rising edge effective for pulsed logic (5) or failing edge, the rising edge or failing edge Triggering along the triggering of direction and increase and decrease accumulator (1) along on the contrary, pulsed logic (5) according to internal state angle calculation at this time Orthogonal increment pulse.
CN201410649281.3A 2014-11-14 2014-11-14 A kind of system and method for binary system angular amount signal conversion Active CN105656460B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410649281.3A CN105656460B (en) 2014-11-14 2014-11-14 A kind of system and method for binary system angular amount signal conversion

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410649281.3A CN105656460B (en) 2014-11-14 2014-11-14 A kind of system and method for binary system angular amount signal conversion

Publications (2)

Publication Number Publication Date
CN105656460A CN105656460A (en) 2016-06-08
CN105656460B true CN105656460B (en) 2018-11-16

Family

ID=56480035

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410649281.3A Active CN105656460B (en) 2014-11-14 2014-11-14 A kind of system and method for binary system angular amount signal conversion

Country Status (1)

Country Link
CN (1) CN105656460B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5550867A (en) * 1992-06-19 1996-08-27 Matsushita Electric Industrial Co., Ltd. Complex angle converter
CN101882413A (en) * 2010-06-21 2010-11-10 中国电子科技集团公司第四十三研究所 360-degree modulus binary-decimal converter
US8213721B2 (en) * 2007-10-31 2012-07-03 Sony Corporation Product identification apparatus, product identification method, and program
CN102589584A (en) * 2012-02-15 2012-07-18 连云港杰瑞电子有限公司 Method for converting high-precision single-chip digital signal into shaft angle signal
CN102650532A (en) * 2012-05-18 2012-08-29 连云港杰瑞电子有限公司 Method for converting digital signal to synchro/rotary transformer signal

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5550867A (en) * 1992-06-19 1996-08-27 Matsushita Electric Industrial Co., Ltd. Complex angle converter
US8213721B2 (en) * 2007-10-31 2012-07-03 Sony Corporation Product identification apparatus, product identification method, and program
CN101882413A (en) * 2010-06-21 2010-11-10 中国电子科技集团公司第四十三研究所 360-degree modulus binary-decimal converter
CN102589584A (en) * 2012-02-15 2012-07-18 连云港杰瑞电子有限公司 Method for converting high-precision single-chip digital signal into shaft angle signal
CN102650532A (en) * 2012-05-18 2012-08-29 连云港杰瑞电子有限公司 Method for converting digital signal to synchro/rotary transformer signal

Also Published As

Publication number Publication date
CN105656460A (en) 2016-06-08

Similar Documents

Publication Publication Date Title
US7664619B2 (en) Fault detection unit for rotation angle detecting device
CN104779879B (en) The electrical angle rotation direction and initial value discrimination method and system of permagnetic synchronous motor
CN105223870A (en) A kind of electric steering engine control system based on DSP and CPLD
JPS62162968A (en) Speed detecting device
CN105676780B (en) XY motion platform profile control apparatus based on fuzzy cerebellar model articulation controller
CN104317253A (en) System method for servo motor position control
CN103185603A (en) Incremental encoder signal processing system and method
CN106685302B (en) A kind of Hall-type position sensor decoding algorithm and EPS controller
CN106301105A (en) Based on incremental optical-electricity encoder multipolar dynamo method for detecting magnetic pole position
CN105656460B (en) A kind of system and method for binary system angular amount signal conversion
CN103036572A (en) Decoder and decoding method for two speed resolver
CN104461151A (en) Touch screen detection method with low pressure and high signal-to-noise ratio
CN107508520B (en) Permanent magnet motor control method and device
CN106053884A (en) Double-shaft resonant accelerometer digital control circuit device based on coordinate rotation method
CN108287251A (en) A kind of rotating speed male female tooth signal recognition method based on peak holding
CN105628956A (en) Rotating movement system detection method through orthogonal encoder
TWI777686B (en) Electronic rotary encoder
JP2015121519A (en) Angle detector, and motor drive control device
CN108762041B (en) Watch capable of adjusting metal pointer to preset position
Karabeyli et al. Enhancing the accuracy for the open-loop resolver to digital converters
CN110595514B (en) Phase adaptive circuit in rotary-to-digital converter and control method thereof
US20160161285A1 (en) Non-contact adjustable hysteretic magnetic encoder
CN104135284A (en) Phase discrimination method and device as well as phase locking method and phase-locked loop
CN105958973A (en) Clock generation circuit
WO2022091512A1 (en) Power converter device and control method therefor

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant