CN105573944A - Circuit for generating strong differential digital signals through common IO port of single-chip microcomputer - Google Patents

Circuit for generating strong differential digital signals through common IO port of single-chip microcomputer Download PDF

Info

Publication number
CN105573944A
CN105573944A CN201610080217.7A CN201610080217A CN105573944A CN 105573944 A CN105573944 A CN 105573944A CN 201610080217 A CN201610080217 A CN 201610080217A CN 105573944 A CN105573944 A CN 105573944A
Authority
CN
China
Prior art keywords
triode
resistance
series
resistor
common
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610080217.7A
Other languages
Chinese (zh)
Inventor
徐文赋
任素云
王延聪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huizhou Blueway New Energy Technology Co Ltd
Original Assignee
Huizhou Blueway New Energy Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huizhou Blueway New Energy Technology Co Ltd filed Critical Huizhou Blueway New Energy Technology Co Ltd
Priority to CN201610080217.7A priority Critical patent/CN105573944A/en
Publication of CN105573944A publication Critical patent/CN105573944A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/382Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/38Universal adapter
    • G06F2213/3852Converter between protocols

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dc Digital Transmission (AREA)

Abstract

The invention discloses a circuit for generating strong differential digital signals through a common IO port of a single-chip microcomputer. The circuit comprises a triode Q1, a triode Q2, a triode Q3, a triode Q4, a resistor R1, a resistor R2, a resistor R3, a resistor R4, a resistor R5 and a resistor R6; after being connected with the resistor R5 in series, a signal input end A is connected with the base electrode of the triode Q4, and the emitting electrode of the triode Q4 is connected with the emitting electrode of the triode Q3 and is grounded; the collector electrode of the triode Q4 is connected with the collector electrode of the triode Q2 and a signal output end A; after being connected with the resistor R6 in series, the signal input end A is connected with the base electrode of the triode Q3; the collector electrode of the triode Q3 is connected with the collector electrode of the triode Q1 and a signal output end B; after being connected with the resistor R4 in series, the signal output end A is connected with the base electrode of the triode Q1; after being connected with the resistor R2 in series, the emitting electrode of the triode Q1 is connected with a volt current condenser (VCC); after being connected with the resistor R3 in series, the single output end B is connected with the base electrode of the triode Q2; after being connected with the resistor R1 in series, the emitting electrode of the triode Q2 is connected with the VCC. Data signals can be remotely transmitted through a common single-chip microcomputer system, and anti-interference performance is good.

Description

A kind of circuit utilizing the common I/O port of single-chip microcomputer to produce strong differential digital signal
Technical field
The present invention relates to battery management circuit technical field, be specially a kind of circuit utilizing the common I/O port of single-chip microcomputer to produce strong differential digital signal.
Background technology
Common single-chip microcomputer is all with Transistor-Transistor Logic level transmission of digital signals, and common TTL Signal transmissions does jamming performance difference, and communication distance is short.Differential signal interference free performance is stronger, the CAN communication of current industrial 485 conventional communications and automobile is all adopt differential signal, the single-chip microcomputer of industrial employing needs usually by connecting extra special CAN communication or 485 communication chips carry out communication, and such cost is higher.
Summary of the invention
In order to overcome the shortcoming that prior art is mentioned, the invention provides a kind of circuit utilizing the common I/O port of single-chip microcomputer to produce strong differential digital signal.
The technical solution adopted for the present invention to solve the technical problems is: a kind of circuit utilizing the common I/O port of single-chip microcomputer to produce strong differential digital signal, it is characterized in that, comprise triode Q1, triode Q2, triode Q3, triode Q4, resistance R1, resistance R2, resistance R3, resistance R4, resistance R5 and resistance R6, the base stage of triode Q4 is connect after signal input part A+ resistance in series R5, the emitter of the emitter connecting triode Q3 of triode Q4 ground connection, the collector of triode Q4 meets collector and the signal output part A of triode Q2 respectively, the base stage of triode Q3 is connect after signal input part A-resistance in series R6, the collector of triode Q3 meets collector and the signal output part B of triode Q1 respectively, signal output part A connects the base stage of triode Q1 after being connected in series resistance R4, power supply VCC is met after the emitter resistance in series R2 of triode Q1, the base stage of triode Q2 is connect after signal output part B resistance in series R3, power supply VCC is met after the emitter resistance in series R1 of triode Q2.
Wherein, triode Q1, triode Q2 can be common PNP triode also can be P channel MOS tube, and triode Q3, triode Q4 can be common PNP triode also can be N-channel MOS pipe; Resistance R1, resistance R2 adopt adjustable resistance, the transmitted power of the watt level Circuit tuning of visual external circuits; The parameter of visual triode Q1, triode Q2, triode Q3, triode Q4 of selecting of resistance R3, resistance R4, resistance R5, resistance R6 is specifically chosen.
The invention has the beneficial effects as follows: this circuit is simple, line is convenient; Utilize a low cost circuit to convert ordinary numbers TTL signal to CAN communication data layout, solving common Single Chip Microcomputer (SCM) system cannot the problem of distance data transmission signal and poor anti-interference.
Accompanying drawing explanation
Fig. 1 is circuit theory diagrams of the present invention;
Fig. 2 is the waveform input signal figure of circuit input end (A+, A-) of the present invention;
Fig. 3 is the signal output waveform figure of circuit output end (A, B) of the present invention.
Embodiment
Below in conjunction with accompanying drawing, the present invention is further detailed.
As shown in Figure 1, a kind of circuit utilizing the common I/O port of single-chip microcomputer to produce strong differential digital signal, comprise triode Q1, triode Q2, triode Q3, triode Q4, resistance R1, resistance R2, resistance R3, resistance R4, resistance R5 and resistance R6, the base stage of triode Q4 is connect after signal input part A+ resistance in series R5, the emitter of the emitter connecting triode Q3 of triode Q4 ground connection, the collector of triode Q4 meets collector and the signal output part A of triode Q2 respectively, the base stage of triode Q3 is connect after signal input part A-resistance in series R6, the collector of triode Q3 meets collector and the signal output part B of triode Q1 respectively, signal output part A connects the base stage of triode Q1 after being connected in series resistance R4, power supply VCC is met after the emitter resistance in series R2 of triode Q1, the base stage of triode Q2 is connect after signal output part B resistance in series R3, power supply VCC is met after the emitter resistance in series R1 of triode Q2.
Wherein, triode Q1, triode Q2 can be common PNP triode also can be P channel MOS tube, and triode Q3, triode Q4 can be common PNP triode also can be N-channel MOS pipe; Resistance R1, resistance R2 adopt adjustable resistance, the transmitted power of the watt level Circuit tuning of visual external circuits; The parameter of visual triode Q1, triode Q2, triode Q3, triode Q4 of selecting of resistance R3, resistance R4, resistance R5, resistance R6 is specifically chosen.
As shown in Figures 2 and 3, circuit working process is as follows:
11, when input end no signal inputs, input is all low, triode Q3, triode Q4 not conducting, and exporting A, B is high-impedance state, and export without differential signal, circuit power consumption is minimum.When input end A+ is high, when A-is low, triode Q2, triode Q3 not conducting, triode Q1, triode Q4 conducting, because resistance R3 and B is connected, so triode Q2 not conducting, and A output terminal is logical zero, resistance R4 connects with triode Q1, so triode Q1 conducting is so there is power supply VCC between AB; Phase differential due to A+ and A-is 180 degree, next cycle of signal, and when input end A+ is logical zero, A-is VCC, and in like manner, triode Q2, triode Q3 conducting, triode Q1, triode Q4 not conducting, the potential between AB is-VCC.Differential signal is made up of A and B two differential signals, is AC signal.This patent describes the course of work for CAN or 485 signals.
2, in recessive state, the level of CANH and CANL is together biased to 0V, so the differential voltage of two lines is 0V, represents logical one.
3, at dominance condition, A level can be elevated to about 5V, CANL level can be reduced to about-5V, so the differential voltage of two lines is 10V, represents logical zero.The present invention uses two I/O mouths of single-chip microcomputer to the difference AC signal transacting after the conversion of TTL data circuit.
As described above, be only preferred embodiment of the present invention, when not limiting scope of the invention process with this, the simple equivalence namely generally done according to the present patent application the scope of the claims and invention description content changes and modifies, and all still remains within the scope of the patent.

Claims (4)

1. the circuit utilizing the common I/O port of single-chip microcomputer to produce strong differential digital signal, it is characterized in that, comprise triode Q1, triode Q2, triode Q3, triode Q4, resistance R1, resistance R2, resistance R3, resistance R4, resistance R5 and resistance R6, the base stage of triode Q4 is connect after signal input part A+ resistance in series R5, the emitter of the emitter connecting triode Q3 of triode Q4 ground connection, the collector of triode Q4 meets collector and the signal output part A of triode Q2 respectively, the base stage of triode Q3 is connect after signal input part A-resistance in series R6, the collector of triode Q3 meets collector and the signal output part B of triode Q1 respectively, signal output part A connects the base stage of triode Q1 after being connected in series resistance R4, power supply VCC is met after the emitter resistance in series R2 of triode Q1, the base stage of triode Q2 is connect after signal output part B resistance in series R3, power supply VCC is met after the emitter resistance in series R1 of triode Q2.
2. a kind of circuit utilizing the common I/O port of single-chip microcomputer to produce strong differential digital signal according to claim 1, it is characterized in that, described triode Q1 and triode Q2 is PNP triode or P channel MOS tube.
3. a kind of circuit utilizing the common I/O port of single-chip microcomputer to produce strong differential digital signal according to claim 1, it is characterized in that, described triode Q3 and triode Q4 is PNP triode or N-channel MOS pipe.
4. a kind of circuit utilizing the common I/O port of single-chip microcomputer to produce strong differential digital signal according to claim 1, is characterized in that, described resistance R1 and resistance R2 adopts adjustable resistance.
CN201610080217.7A 2016-02-04 2016-02-04 Circuit for generating strong differential digital signals through common IO port of single-chip microcomputer Pending CN105573944A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610080217.7A CN105573944A (en) 2016-02-04 2016-02-04 Circuit for generating strong differential digital signals through common IO port of single-chip microcomputer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610080217.7A CN105573944A (en) 2016-02-04 2016-02-04 Circuit for generating strong differential digital signals through common IO port of single-chip microcomputer

Publications (1)

Publication Number Publication Date
CN105573944A true CN105573944A (en) 2016-05-11

Family

ID=55884101

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610080217.7A Pending CN105573944A (en) 2016-02-04 2016-02-04 Circuit for generating strong differential digital signals through common IO port of single-chip microcomputer

Country Status (1)

Country Link
CN (1) CN105573944A (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0161627B1 (en) * 1984-05-16 1989-11-29 Siemens Aktiengesellschaft Bipolar amplifier circuit
CN101689849A (en) * 2007-06-26 2010-03-31 高通股份有限公司 Level shifter having low duty cycle distortion
US20140112053A1 (en) * 2012-10-24 2014-04-24 YongSik Youn Write driver in sense amplifier for resistive type memory
CN205563542U (en) * 2016-02-04 2016-09-07 惠州市蓝微新源技术有限公司 Utilize ordinary IO mouth of singlechip to produce strong difference data signal's circuit

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0161627B1 (en) * 1984-05-16 1989-11-29 Siemens Aktiengesellschaft Bipolar amplifier circuit
CN101689849A (en) * 2007-06-26 2010-03-31 高通股份有限公司 Level shifter having low duty cycle distortion
US20140112053A1 (en) * 2012-10-24 2014-04-24 YongSik Youn Write driver in sense amplifier for resistive type memory
CN103778960A (en) * 2012-10-24 2014-05-07 三星电子株式会社 Write driver in sense amplifier for resistive type memory
CN205563542U (en) * 2016-02-04 2016-09-07 惠州市蓝微新源技术有限公司 Utilize ordinary IO mouth of singlechip to produce strong difference data signal's circuit

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
BO-JYUN KUO ETC.: "《VLSI Design, Automation and Test (VLSI-DAT), 2015 International Symposium on》", 29 April 2015, VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2015 INTERNATIONAL SYMPOSIUM ON *
刘莹等: "交叉耦合绝热动态触发器及同步动态时序电路", 《电路与系统学报》 *
晋孝峰等: "CMOS图像传感器的硬复位电路研究", 《电子学报》 *
裴晓敏: "适用于SAR ADC的CMOS比较器的设计", 《电子设计应用》 *

Similar Documents

Publication Publication Date Title
CN203444468U (en) Communication convertor
CN203982576U (en) M-BUS slave telecommunication circuit
CN103199847A (en) Bi-directional level switching circuit and electronic product
CN105472782B (en) A kind of wireless communication terminal
CN102855211B (en) Universal serial bus-balanced voltage digital interface converter
CN100583771C (en) Network condition indicating circuit
CN201414124Y (en) Isolation RS485 communication speed-raising circuit for low-speed optical coupler
CN203911885U (en) Biasing resistor controllable type 485 communication circuit
CN205563542U (en) Utilize ordinary IO mouth of singlechip to produce strong difference data signal's circuit
CN105573944A (en) Circuit for generating strong differential digital signals through common IO port of single-chip microcomputer
CN101694995B (en) Passive RS232-485 signal converter
CN201570019U (en) Passive RS232-485 signal converter
AU2008200997B2 (en) A conversion circuit
CN103066986A (en) Positive-negative logic level conversion switching circuit
CN203661030U (en) Electrical level switching circuit and circuit board having same
CN213754540U (en) Single-bus communication circuit
CN214851274U (en) CAN bus communication circuit and CAN bus communication device
CN213754803U (en) Infrared RS485 and RS232 communication circuit that changes
CN201319605Y (en) TTL signal switching piece of PECL electrical level light module
CN203151466U (en) Positive-negative logic level conversion switching circuit
CN204256735U (en) The nonpolarity RS-485 interface chip of the inner upper pull down resistor of band
CN203225567U (en) Battery management system with single program initiation (SPI) communication driver circuit
CN207559972U (en) A kind of level shifting circuit based on metal-oxide-semiconductor
CN203166863U (en) Bidirectional electrical level conversion circuit and electronic product
CN201039214Y (en) RS232 remote driver

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20160511