CN105518632B - 用于存储器交错的可配置扩展函数 - Google Patents

用于存储器交错的可配置扩展函数 Download PDF

Info

Publication number
CN105518632B
CN105518632B CN201480049360.9A CN201480049360A CN105518632B CN 105518632 B CN105518632 B CN 105518632B CN 201480049360 A CN201480049360 A CN 201480049360A CN 105518632 B CN105518632 B CN 105518632B
Authority
CN
China
Prior art keywords
memory
address bits
memory channels
channels
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201480049360.9A
Other languages
English (en)
Chinese (zh)
Other versions
CN105518632A (zh
Inventor
王风
博胡斯拉夫·雷赫利克
安瓦尔·罗希兰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN105518632A publication Critical patent/CN105518632A/zh
Application granted granted Critical
Publication of CN105518632B publication Critical patent/CN105518632B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0607—Interleaved addressing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1016—Performance improvement

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CN201480049360.9A 2013-09-27 2014-09-12 用于存储器交错的可配置扩展函数 Expired - Fee Related CN105518632B (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201361883833P 2013-09-27 2013-09-27
US61/883,833 2013-09-27
US14/251,626 US9495291B2 (en) 2013-09-27 2014-04-13 Configurable spreading function for memory interleaving
US14/251,626 2014-04-13
PCT/US2014/055449 WO2015047753A1 (en) 2013-09-27 2014-09-12 Configurable spreading function for memory interleaving

Publications (2)

Publication Number Publication Date
CN105518632A CN105518632A (zh) 2016-04-20
CN105518632B true CN105518632B (zh) 2019-07-09

Family

ID=52741322

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201480049360.9A Expired - Fee Related CN105518632B (zh) 2013-09-27 2014-09-12 用于存储器交错的可配置扩展函数

Country Status (6)

Country Link
US (1) US9495291B2 (enExample)
EP (1) EP3049935B1 (enExample)
JP (1) JP6105814B2 (enExample)
KR (1) KR101779545B1 (enExample)
CN (1) CN105518632B (enExample)
WO (1) WO2015047753A1 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102464801B1 (ko) * 2015-04-14 2022-11-07 삼성전자주식회사 반도체 장치의 동작 방법 및 반도체 시스템
CN107180001B (zh) * 2016-03-10 2020-02-21 华为技术有限公司 访问动态随机存储器dram的方法和总线
US10140223B2 (en) 2016-06-27 2018-11-27 Qualcomm Incorporated System and method for odd modulus memory channel interleaving
US10037306B2 (en) * 2016-09-01 2018-07-31 Qualcomm Incorporated Approximation of non-linear functions in fixed point using look-up tables
US10642733B1 (en) * 2018-07-12 2020-05-05 Lightbits Labs Ltd. System and method for memory interface load balancing
CN112513824B (zh) * 2018-07-31 2024-04-09 华为技术有限公司 一种内存交织方法及装置
US10990517B1 (en) * 2019-01-28 2021-04-27 Xilinx, Inc. Configurable overlay on wide memory channels for efficient memory access
CN112395216B (zh) 2019-07-31 2025-08-29 北京百度网讯科技有限公司 用于存储管理的方法、装置、设备和计算机可读存储介质
KR102879451B1 (ko) * 2019-12-20 2025-11-03 에스케이하이닉스 주식회사 데이터 저장 장치 및 그것의 동작 방법
JP2024044793A (ja) * 2022-09-21 2024-04-02 キオクシア株式会社 メモリシステム、制御装置および方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5479624A (en) * 1992-10-14 1995-12-26 Lee Research, Inc. High-performance interleaved memory system comprising a prime number of memory modules
CN1437728A (zh) * 1999-12-27 2003-08-20 格里高里·V·朱德诺夫斯基 多组、容错、高性能存储器寻址系统及其方法
CN101682338A (zh) * 2007-06-04 2010-03-24 诺基亚公司 用于并行涡轮解码器的多址访问

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6097446A (ja) * 1983-10-31 1985-05-31 Mitsubishi Electric Corp 記憶装置
US5341486A (en) * 1988-10-27 1994-08-23 Unisys Corporation Automatically variable memory interleaving system
US5924111A (en) * 1995-10-17 1999-07-13 Huang; Chu-Kai Method and system for interleaving data in multiple memory bank partitions
JP2003228517A (ja) * 2002-02-01 2003-08-15 Matsushita Electric Ind Co Ltd メモリ装置
US6941438B2 (en) 2003-01-10 2005-09-06 Intel Corporation Memory interleaving
US20050172091A1 (en) 2004-01-29 2005-08-04 Rotithor Hemant G. Method and an apparatus for interleaving read data return in a packetized interconnect to memory
US8190809B2 (en) * 2004-11-23 2012-05-29 Efficient Memory Technology Shunted interleave for accessing plural memory banks, particularly those having partially accessed cells containing data for cache lines
KR100699491B1 (ko) * 2005-07-19 2007-03-26 삼성전자주식회사 인터리빙 방법 및 그 장치
JP4810542B2 (ja) * 2005-12-28 2011-11-09 富士通株式会社 メモリ制御方法、プログラム及び装置
US20080250212A1 (en) 2007-04-09 2008-10-09 Ati Technologies Ulc Method and apparatus for accessing memory using programmable memory accessing interleaving ratio information
US8327057B1 (en) * 2007-04-16 2012-12-04 Juniper Networks, Inc. Ordering write bursts to memory
US8438320B2 (en) 2007-06-25 2013-05-07 Sonics, Inc. Various methods and apparatus for address tiling and channel interleaving throughout the integrated system
US8751769B2 (en) * 2007-12-21 2014-06-10 Qualcomm Incorporated Efficient address generation for pruned interleavers and de-interleavers
US8886898B2 (en) * 2009-08-19 2014-11-11 Oracle America, Inc. Efficient interleaving between a non-power-of-two number of entities
US8438434B2 (en) * 2009-12-30 2013-05-07 Nxp B.V. N-way parallel turbo decoder architecture
US20120054455A1 (en) 2010-08-31 2012-03-01 Qualcomm Incorporated Non-Uniform Interleaving Scheme In Multiple Channel DRAM System
US20120137090A1 (en) * 2010-11-29 2012-05-31 Sukalpa Biswas Programmable Interleave Select in Memory Controller

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5479624A (en) * 1992-10-14 1995-12-26 Lee Research, Inc. High-performance interleaved memory system comprising a prime number of memory modules
CN1437728A (zh) * 1999-12-27 2003-08-20 格里高里·V·朱德诺夫斯基 多组、容错、高性能存储器寻址系统及其方法
CN101682338A (zh) * 2007-06-04 2010-03-24 诺基亚公司 用于并行涡轮解码器的多址访问

Also Published As

Publication number Publication date
JP2016536658A (ja) 2016-11-24
WO2015047753A1 (en) 2015-04-02
EP3049935A1 (en) 2016-08-03
US9495291B2 (en) 2016-11-15
EP3049935B1 (en) 2018-05-30
US20150095595A1 (en) 2015-04-02
CN105518632A (zh) 2016-04-20
JP6105814B2 (ja) 2017-03-29
KR20160061387A (ko) 2016-05-31
KR101779545B1 (ko) 2017-09-18

Similar Documents

Publication Publication Date Title
CN105518632B (zh) 用于存储器交错的可配置扩展函数
US11487676B2 (en) Address mapping in memory systems
Angizi et al. Graphide: A graph processing accelerator leveraging in-dram-computing
US10133490B2 (en) System and method for managing extended maintenance scheduling in a non-volatile memory
CN110582745B (zh) 存储器装置及可促进张量存储器存取的方法
CN111916120B (zh) 带宽提升的堆叠存储器
US20130060992A1 (en) Data compression method
US10146440B2 (en) Apparatus, system and method for offloading collision check operations in a storage device
CN113396399A (zh) 具有带单根虚拟化的多个端口的存储器子系统
CN113302582B (zh) 每光标逻辑单元号定序
US10043573B2 (en) Apparatus and method for endurance friendly programming using lower voltage thresholds
CN106055495B (zh) 用于控制半导体装置的方法
TWI473014B (zh) 增強型微處理器或微控制器
US9921969B2 (en) Generation of random address mapping in non-volatile memories using local and global interleaving
CN102713868B (zh) 存取二级存储器的一部分及一级存储器的系统及方法
US7266651B1 (en) Method for in-place memory interleaving and de-interleaving
CN108231119A (zh) 用每单元分数比特低延迟读取快闪存储设备的方法和装置
JP6332756B2 (ja) データ処理方法、装置、およびシステム
US10095424B2 (en) Apparatus and method for programming non-volatile memory using a multi-cell storage cell group
US20090122627A1 (en) Memory with programmable strides
CN119105805A (zh) 在计算快速链路通信中使用张量存储器存取的方法
US8788743B2 (en) Mapping between program states and data patterns
US20250181246A1 (en) Asymetric memory access
KR20240080913A (ko) 스토리지 장치 및 그 동작 방법
KR20220073306A (ko) 스토리지 장치 및 그 동작 방법

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20190709

Termination date: 20210912