CN105445652A - Lissajous figure-based circuit board off-line comparison test device and method - Google Patents

Lissajous figure-based circuit board off-line comparison test device and method Download PDF

Info

Publication number
CN105445652A
CN105445652A CN201510991907.3A CN201510991907A CN105445652A CN 105445652 A CN105445652 A CN 105445652A CN 201510991907 A CN201510991907 A CN 201510991907A CN 105445652 A CN105445652 A CN 105445652A
Authority
CN
China
Prior art keywords
circuit board
test
submodule
voltage
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201510991907.3A
Other languages
Chinese (zh)
Other versions
CN105445652B (en
Inventor
闫丽琴
冯建呈
田志昊
武学成
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Aerospace Measurement and Control Technology Co Ltd
Original Assignee
Beijing Aerospace Measurement and Control Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Aerospace Measurement and Control Technology Co Ltd filed Critical Beijing Aerospace Measurement and Control Technology Co Ltd
Priority to CN201510991907.3A priority Critical patent/CN105445652B/en
Publication of CN105445652A publication Critical patent/CN105445652A/en
Application granted granted Critical
Publication of CN105445652B publication Critical patent/CN105445652B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/316Testing of analog circuits
    • G01R31/3163Functional testing

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

The invention discloses a Lissajous figure-based circuit board off-line comparison test device and method. The device includes an intelligent terminal, a source measurement unit module and a test control module; the source measurement unit module comprises a first voltage source sub module, a first output impedance sub module and a monitoring sub module, wherein the first voltage source sub module is used for providing remote sensing-containing four-quadrant excitation voltage signal output, the output impedance sub module is used for matching impedance on a component node line of a measured circuit board so as to balance the distribution of excitation voltage, and the monitoring sub module is used for monitoring actual working voltage and output current in real time, wherein the actual working voltage and output current are loaded to a tested device port; and the test control module comprises a second voltage source control sub module, a second output impedance control sub module and a measurement display sub module. According to the Lissajous figure-based circuit board off-line comparison test device and method of the invention, based on comparison tests of a normal circuit board and a malfunctioned circuit board, testing and fault locating of the circuit boards can be carried out conveniently, quickly and intuitively.

Description

A kind of circuit board off-line contrast test device and method based on lissajouf figure
Technical field
The invention belongs to circuit board automatic checkout equipment technical field, particularly a kind of circuit board off-line contrast test device and method based on lissajouf figure.
Background technology
The Support ability of development to electronic equipment of modern electronic technology proposes requirements at the higher level, wherein circuit board testing and fault diagnosis technology improve the Support ability of plate level product to a great extent, for electronic equipment provides strong guarantee, also possesses application prospect widely simultaneously.
Current existing circuit board detection equipment structure is relatively complicated, and space occupancy rate is large, expensive, and mostly is PCB Online testing, and therefore portable, dirigibility and Cost Design become the Main Bottleneck of this art of restriction.Research proves, utilize lissajouf figure can realize carrying out conveniently qualitative examination to the electronic devices and components such as electric capacity, inductance, the difference of sample and certified products particularly can be determined by lissajouf figure contrast, be widely used in the fault detect of electronic circuit board, and port analog specificity analysis is also a kind of fault detection technique being widely used in electronic circuit board, this technology, without the need to relating to circuit theory, device function, does not need circuit in running order yet.Based on effective combination of lissajouf figure and these two technology of port analog specificity analysis, the applicant provides a kind of portable circuit board off-line contrast test device.
Summary of the invention
The object of the invention is to, for overcoming above-mentioned defect, the invention provides a kind of by the contrast test to fine or not circuit board, convenient, fast, to carry out circuit board intuitively test and localization of fault.
To achieve these goals, the invention provides a kind of circuit board off-line contrast test device based on lissajouf figure, described circuit board off-line contrast test device comprises: intelligent terminal, two source measuring unit modules and testing control module; Wherein, described two source measuring unit modules are arranged in two PXIe slots of intelligent terminal, and described testing control module installation and operation is on intelligent terminal.
Each source measuring unit module comprises further: the first voltage source submodule, the first output impedance submodule and monitoring submodule, and described first voltage source submodule exports for the four-quadrant driving voltage signal of providing package containing remote sensing; Described output impedance submodule for and circuit-under-test board component node line on impedance mate, the distribution of balanced driving voltage; Described monitoring submodule is used for real work voltage and the output current that Real-Time Monitoring is carried in measured device port.
Described testing control module comprises further: the second voltage source controls submodule, the second output impedance controls submodule and measure display sub-module, wherein, described second voltage source controls submodule exports configurable form pumping signal for the first voltage source submodule controlling source measuring unit module, described pumping signal comprises sine wave, square wave, triangular wave and sawtooth wave further, and the mode that each wave-shape amplitude and frequency all adopt gear to configure, without occuring simultaneously between each gear; Described second output impedance controls submodule for controlling the matched impedance size of the first output impedance submodule, also mate for the impedance controlled on circuit-under-test board component node circuit, and the gear of each matched impedance corresponds to the amplitude gear of a pumping signal; Described measurement display sub-module shows the contrast test result of the corresponding element device nodes of faultless circuit plate and circuit board under test by the mode that lissajouf figure contrasts.
Optionally, above-mentioned measurement display sub-module comprises further: measure submodule and mode of learning submodule in real time;
Described real-time measurement submodule, for components and parts node corresponding with circuit board under test for faultless circuit plate to be loaded scanning and excitation test simultaneously, and the response characteristic signal of Real-time Collection components and parts node port, draw Li Shayu comparative pattern according to collection result at measurement display sub-module.
Described mode of learning submodule, for extracting the characteristic curve of faultless circuit board component node in the data record that stores from intelligent terminal, and the test result curve of components and parts node corresponding to circuit board under test carries out graphics Web publishing, judge that circuit board under test has non-fault according to contrast test difference size; Wherein, the reference data of mode of learning is: test the key components node of faultless circuit plate, and test result is carried out data storage as the port diagnostic curve of corresponding components and parts node.
Optionally, when carrying out contrast test to faultless circuit plate and circuit board under test, two components and parts nodes apply the waveform of pumping signal, amplitude, frequency and matched impedance size all adopt identical configuration.
Above-mentioned second voltage source controls submodule and also comprises: manual configuration unit and automatic dispensing unit; Wherein, described manual configuration unit arranges the amplitude of pumping signal, frequency and matched impedance by artificial selection and produces pumping signal, acts on circuit-under-test board component node; Described automatic dispensing unit selects each gear amplitude and frequency to produce pumping signal by gear incremental manner one by one, select the matched impedance corresponding with amplitude gear simultaneously, the maximal value controlling each gear pumping signal amplitude acts on circuit-under-test plate, the current signal collected and reference current value are compared, selects the foundation of pumping signal amplitude and frequency based on this as automatic dispensing unit.
In addition, present invention also offers a kind of circuit board off-line contrast test method based on lissajouf figure, described method comprises:
Step 101) generate test faultless circuit plate and the pumping signal required for circuit board under test.
Step 102) pumping signal is applied to two circuit boards simultaneously, and gather the response signal of each corresponding element device nodes of two circuit boards, extract the characteristic curve of each node port response signal on this basis, i.e. lissajouf figure.
Step 103) carry out fault detect location by the response signal characteristic curve comparing faultless circuit plate and each components and parts node of circuit board under test, determine whether circuit board under test exists fault, and determine abort situation.
Optionally, above-mentioned steps 101) comprise further:
Step 101-1) initialization each source measuring unit module, configure two source measuring unit modules with identical voltage source running parameter, wherein said voltage source running parameter comprises: waveform, voltage or frequency.
Step 101-2) configure the output impedance that two source measuring unit modules and voltage gear match.
Above-mentioned steps 102) comprise further:
Step 102-1) calculate scanning voltage array according to voltage source running parameter, determine that scanning is always counted, and the initial value of number of scan points is set.
Step 102-2) choose scanning voltage corresponding to number of scan points, and export scanning voltage.
Step 102-3) be captured in step 101-2) under the excitation of scanning voltage chosen, the output voltage of faultless circuit plate and circuit board under test corresponding element device nodes port and working current, and record collection value.
Step 102-4) increment operator process is carried out to number of scan points.
Step 102-5) judge whether number of scan points reaches the maximal value of scanning voltage array, if not, then return step 102-2); If so, step 102-6 is entered).
Step 102-6) draw according to each analyzing spot characteristic gathered and show the Li Shayu waveform of faultless circuit plate and circuit board under test corresponding element device nodes, and then obtain contrasting oscillogram.
Step 102-7) value contrasting tolerance is set.
Step 102-8) judge that the maximum difference contrasting oscillogram is whether in the tolerance arranged, if, then there is fault in circuit board under test; If not in the scope of the tolerance arranged, then circuit board under test current surveyed components and parts node non-fault.
Above-mentionedly choose the principle that scanning always counts and need meet following condition: the scanning voltage waveform 1) drawn out according to scanning voltage array is undistorted; 2) acquisition time that measuring unit module scans in source completes whole waveform is no more than 5s; With 3) within the stand-by period that user can bear.
Device of the present invention adopts the thought of portable construction design first in circuit board testing in sum, contrast test is carried out to fine or not circuit board simultaneously, the port identity of the components and parts node of analysis circuit plate correspondence test, draw corresponding Li Shayu comparative pattern, carry out the off-line contrast test of circuit board.Proving installation of the present invention configuration is simple, device volume can simmer down to traditional test platform 20%, also greatly reduce the development cost of user.Realize technical scheme of the present invention as follows:
Based on the circuit board off-line contrast test device of lissajouf figure, employing portable construction designs, be made up of intelligent terminal, source measuring unit module and testing control module, wherein, intelligent terminal adopts and facilitates two light and handy groove PXIe Intelligent flat computing machines, be the carrier of source measuring unit module and testing control module, terminal display screen adopts multiple spot capacitance touching control technology, and user operation is simply smooth.
When faultless circuit plate and circuit board under test corresponding element device nodes carry out contrast test, apply the waveform of pumping signal, amplitude, frequency and matched impedance size all adopt identical configuration.
The real-time measurement pattern of measurement display unit of the present invention provides the way of contrast of voltage responsive and current-responsive figure further, namely come intuitively to compare respectively by the operating voltage of contrast circuit board component node port and working current figure, judge that circuit board under test has non-fault.
Lee's sand-base cultivation contrast test result difference size of the present invention is realized by the mode defining tolerance, and namely tolerance judges that circuit board under test has trouble-free threshold value.User can according to the self-defined setting of difference size of comparative pattern, and empirical value is 20%.Operate for the convenience of the user, tolerance set-up mode can by 1 plus-minus, and also can add and subtract by 10, tolerance magnitude range is 1% ~ 99%.
Compared with existing design, technical advantage of the present invention is:
The invention discloses a kind of circuit board off-line contrast test device based on lissajouf figure, this invention adopts miniaturization, portable construction design philosophy, agent structure adopts two groove PXIe Intelligent flat computing machines, embedded controller, and integrated upper strata Test Application software, by PXIe bus marco source measuring unit module, external red-black test pencil connects the test point of circuit-under-test plate, control source measuring unit module produces test and excitation signal function in circuit-under-test board test point, lissajouf figure is drawn according to the port responses signal extraction characteristic curve monitored, by graph direct way of contrast, when not needing user to understand circuit theory, fault detect is carried out to circuit board, simple and fast, easy to use.This invention can produce all configurable test and excitation signal of polytype, amplitude-frequency, there is provided simultaneously and manually and automatically configure two kinds of patterns, can realize namely adopting namely connecting of circuit-under-test board component node characteristic signal, real-time is good, there is provided voltage responsive and the current-responsive contrast waveform of components and parts node, the result difference size of graphic correlation test is realized by the mode defining tolerance simultaneously.
Accompanying drawing explanation
Fig. 1 is the test philosophy schematic diagram of apparatus of the present invention;
Fig. 2 is that the test of the circuit board off-line contrast test device that the present invention is based on lissajouf figure connects schematic block diagram;
Fig. 3 is apparatus of the present invention unit module theory of constitution schematic diagram;
Fig. 4 is the workflow schematic diagram of apparatus of the present invention testing control module;
Fig. 5 is configuration testing pumping signal amplitude under automatic test pattern of the present invention/frequency principle process schematic diagram.
Embodiment
Below in conjunction with accompanying drawing and embodiment, the present invention is described in further detail.
Fig. 1 is the test philosophy schematic diagram of apparatus of the present invention, first the pumping signal required for test is generated to faultless circuit plate and circuit board under test, then pumping signal is applied to simultaneously two circuit boards, and gather the response signal of each corresponding element device nodes of two circuit boards, extract the characteristic curve of each components and parts node response signal on this basis, i.e. lissajouf figure, fault detect location is carried out finally by the response signal characteristic curve comparing faultless circuit plate and each components and parts node of circuit board under test, determine whether circuit board under test exists fault, and determine abort situation.
That the circuit board off-line contrast test device to test that the present invention is based on lissajouf figure connects schematic block diagram shown in Fig. 2.Circuit board off-line contrast test device provided by the invention comprises: intelligent terminal, two source measuring unit modules and testing control module.Wherein, intelligent terminal is connected by PXIe bus and is controlled two source measuring unit modules by testing control module and normally works.Module, respectively by red-black test pencil connecting circuit board component node and earth point, forms test loop.During test, black meter pen connects the earth point of circuit board under test, and red test pencil is mobile between each components and parts node of circuit-under-test plate to be tested.
Figure 3 shows that apparatus of the present invention unit module theory of constitution schematic block diagram, comprise intelligent terminal, source measuring unit module and testing control module.Described source measuring unit module comprises the first voltage source submodule, the first matched impedance submodule and monitoring submodule.First the first voltage source submodule produces pumping signal as voltage source, first matched impedance submodule output impedance, as the current-limiting resistance on working line, finally monitor submodule respectively as voltage table and reometer function, Real-Time Monitoring is loaded into the working current on the operating voltage of circuit-under-test board component node and circuit.
Described testing control module comprises further: the second voltage source controls submodule, the second output impedance controls submodule and measure display sub-module, wherein, described second voltage source controls submodule exports configurable form pumping signal for the first voltage source submodule controlling source measuring unit module, described pumping signal comprises sine wave, square wave, triangular wave and sawtooth wave further, and the mode that each wave-shape amplitude and frequency all adopt gear to configure, without occuring simultaneously between each gear; Described second output impedance controls submodule for controlling the matched impedance size of the first output impedance submodule, also mate for the impedance controlled on circuit-under-test board component node circuit, and the gear of each matched impedance corresponds to the amplitude gear of a pumping signal; Described measurement display sub-module shows the contrast test result of the corresponding element device nodes of faultless circuit plate and circuit board under test by the mode that lissajouf figure contrasts.
Described measurement display sub-module comprises further: measure submodule and mode of learning submodule in real time;
Described real-time measurement submodule, for components and parts node corresponding with circuit board under test for faultless circuit plate to be loaded scanning and excitation test simultaneously, and the response characteristic signal of Real-time Collection components and parts node port, draw Li Shayu comparative pattern according to collection result at measurement display sub-module;
Described mode of learning submodule, for extracting the characteristic curve of faultless circuit board component node in the data record that stores from intelligent terminal, and the test result curve of components and parts node corresponding to circuit board under test carries out graphics Web publishing, judge that circuit board under test has non-fault according to contrast test difference size; Wherein, the reference data of mode of learning is: test the key components node of faultless circuit plate, and test result is carried out data storage as the port diagnostic curve of corresponding components and parts node.
Above-mentioned second voltage source controls submodule and also comprises: manual configuration unit and automatic dispensing unit;
Wherein, described manual configuration unit arranges the amplitude of pumping signal, frequency and matched impedance by artificial selection and produces pumping signal, acts on circuit-under-test board component node; Described automatic dispensing unit selects each gear amplitude and frequency to produce pumping signal by gear incremental manner one by one, select the matched impedance corresponding with amplitude gear simultaneously, the maximal value controlling each gear pumping signal amplitude acts on circuit-under-test plate, the current signal collected and reference current value are compared, selects the foundation of pumping signal amplitude and frequency based on this as automatic dispensing unit.
Figure 4 shows that the workflow schematic diagram of apparatus of the present invention testing control module, is the contrast test process of the single components and parts node of circuit-under-test plate, controls source measuring unit module according to set works by testing control module.Main working process is as follows:
Step 101) generate test faultless circuit plate and the pumping signal required for circuit board under test;
Step 102) pumping signal is applied to two circuit boards simultaneously, and gather the response signal of each corresponding element device nodes of two circuit boards, extract the characteristic curve of each node port response signal on this basis, i.e. lissajouf figure;
Step 103) carry out fault detect location by the response signal characteristic curve comparing faultless circuit plate and each components and parts node of circuit board under test, determine whether circuit board under test exists fault, and determine abort situation.
Wherein, described step 101) comprise further:
Step 101-1) initialization each source measuring unit module, configure two source measuring unit modules with identical voltage source running parameter, wherein said voltage source running parameter comprises: waveform, voltage or frequency;
Step 101-2) configure the output impedance that two source measuring unit modules and voltage gear match;
Described step 102) comprise further:
Step 102-1) calculate scanning voltage array according to voltage source running parameter, determine that scanning is always counted, and number of scan points initial value is set;
Step 102-2) choose scanning voltage corresponding to number of scan points, and export scanning voltage;
Step 102-3) be captured in the excitation of this scanning voltage under, the output voltage of faultless circuit plate and circuit board under test corresponding element device nodes port and working current, and record collection value;
Step 102-4) increment operator process is carried out to number of scan points;
Step 102-5) judge whether number of scan points reaches the maximal value of scanning voltage array, if not, then return step 102-2); If so, step 102-6 is entered);
Step 102-6) draw according to each analyzing spot characteristic gathered and show the Li Shayu waveform of faultless circuit plate and circuit board under test corresponding element device nodes, and then obtain contrasting oscillogram;
Step 102-7) value contrasting tolerance is set;
Step 102-8) judge that the maximum difference contrasting oscillogram is whether in the tolerance arranged, if, then there is fault in circuit board under test; If not in the scope of the tolerance arranged, then circuit board under test current surveyed components and parts node non-fault.
Source measuring unit module can only export single discrete voltage signal, therefore control submodule by testing control module second voltage source and control its each scanning voltage point in output waveform successively, form excitation waveform and act on circuit-under-test board component node successively.For sinusoidal waveform, first the number of scan points forming waveform is calculated according to sine-shaped frequency meter, the frequency range of apparatus of the present invention scanning voltage waveform is 10Hz ~ 1MHz, choosing the principle that scanning always counts is: undistorted according to the scanning voltage waveform that scanning voltage array is drawn out, and the acquisition time that source measuring unit module scans completes whole waveform is no more than 5s, within the stand-by period that user can bear, according to frequency range definition number of scan points=100000/ frequency.Comprehensive waveform, amplitude, frequency and number of scan points, calculate the waveform voltage array of pumping signal.
Can the scope 1% ~ 99% of self-defined tolerance as required when user carries out circuit board contrast test, when the maximum difference of faultless circuit plate curve and circuit board under test curve is within range of tolerable variance, upper strata Test Application software judges that circuit board under test current components and parts node test is qualified automatically, otherwise defective.
Fig. 5 is that the automatic dispensing unit of the present invention selects test and excitation signal amplitude/frequency principle process schematic diagram.Testing control module selects each gear amplitude and frequency to produce pumping signal by incremental manner one by one, and control each gear pumping signal maximal value and act on circuit-under-test plate, the current signal collected and selected reference current value are compared, based on this as the foundation selecting pumping signal amplitude and frequency under automatic mode simultaneously.Because circuit is subject to the effect of inductance, electric capacity, response signal feature, except the impact of excited target signal amplitude, is also subject to the effect of signal frequency, therefore all needs automatically to select to pumping signal amplitude and frequency under automatic configuration mode.Selection course adopts the mode soundd out and select between each gear, the response signal size of prediction circuit.
Amplitude and frequency are set to example with 5 gears respectively, first signal amplitude is set to gear 1, signal frequency is also from gear 1, judge whether test point Circuit responce marking current meets the demands, if do not met the demands, the then gear of increasing frequency, the like, until set of frequency is to gear 5, if response signal does not all meet the demands, then increase progressively the gear of amplitude, judge the response signal of each gear frequency more successively, until response signal meets test request, find amplitude gear and frequency gear that test is best, produce test and excitation signal, act on circuit-under-test board component node, collecting test result draws the lissajouf figure under automatic configuration mode, and carry out graphic difference contrast, judge whether in the range of tolerable variance of definition.
The foregoing is only a specific embodiment of the present invention; be not intended to limit protection scope of the present invention; those skilled in the art is to be understood that; under the prerequisite not departing from inventive principle; technical scheme of the present invention is modified or equivalent replacement; do not depart from the spirit and scope of technical solution of the present invention, it all should be encompassed in protection scope of the present invention.

Claims (9)

1. based on a circuit board off-line contrast test device for lissajouf figure, it is characterized in that, described circuit board off-line contrast test device comprises: intelligent terminal, two source measuring unit modules and testing control module;
Wherein, described two source measuring unit modules are arranged in two PXIe slots of intelligent terminal, and described testing control module installation and operation is on intelligent terminal;
Each source measuring unit module comprises further: the first voltage source submodule, the first output impedance submodule and monitoring submodule, and described first voltage source submodule exports for the four-quadrant driving voltage signal of providing package containing remote sensing; Described output impedance submodule for and circuit-under-test board component node line on impedance mate, the distribution of balanced driving voltage; Described monitoring submodule is used for real work voltage and the output current that Real-Time Monitoring is carried in measured device port;
Described testing control module comprises further: the second voltage source controls submodule, the second output impedance controls submodule and measure display sub-module, wherein, described second voltage source controls submodule exports configurable form pumping signal for the first voltage source submodule controlling source measuring unit module, described pumping signal comprises sine wave, square wave, triangular wave and sawtooth wave further, and the mode that each wave-shape amplitude and frequency all adopt gear to configure, without occuring simultaneously between each gear; Described second output impedance controls submodule for controlling the matched impedance size of the first output impedance submodule, also mate for the impedance controlled on circuit-under-test board component node circuit, and the gear of each matched impedance corresponds to the amplitude gear of a pumping signal; Described measurement display sub-module shows the contrast test result of the corresponding element device nodes of faultless circuit plate and circuit board under test by the mode that lissajouf figure contrasts.
2. the circuit board off-line contrast test device based on lissajouf figure according to claim 1, it is characterized in that, described measurement display sub-module comprises further: measure submodule and mode of learning submodule in real time;
Described real-time measurement submodule, for components and parts node corresponding with circuit board under test for faultless circuit plate to be loaded scanning and excitation test simultaneously, and the response characteristic signal of Real-time Collection components and parts node port, draw Li Shayu comparative pattern according to collection result at measurement display sub-module;
Described mode of learning submodule, for extracting the characteristic curve of faultless circuit board component node in the data record that stores from intelligent terminal, and the test result curve of components and parts node corresponding to circuit board under test carries out graphics Web publishing, judge that circuit board under test has non-fault according to contrast test difference size; Wherein, the reference data of mode of learning is: test the key components node of faultless circuit plate, and test result is carried out data storage as the port diagnostic curve of corresponding components and parts node.
3. the circuit board off-line contrast test device based on lissajouf figure according to claim 1, it is characterized in that, when carrying out contrast test to faultless circuit plate and circuit board under test, two components and parts nodes apply the waveform of pumping signal, amplitude, frequency and matched impedance size all adopt identical configuration.
4. the circuit board off-line contrast test device based on lissajouf figure according to claim 1, is characterized in that, described second voltage source controls submodule and also comprises: manual configuration unit and automatic dispensing unit;
Wherein, described manual configuration unit arranges the amplitude of pumping signal, frequency and matched impedance by artificial selection and produces pumping signal, acts on circuit-under-test board component node; Described automatic dispensing unit selects each gear amplitude and frequency to produce pumping signal by gear incremental manner one by one, select the matched impedance corresponding with amplitude gear simultaneously, the maximal value controlling each gear pumping signal amplitude acts on circuit-under-test plate, the current signal collected and reference current value are compared, selects the foundation of pumping signal amplitude and frequency based on this as automatic dispensing unit.
5., based on a circuit board off-line contrast test method for lissajouf figure, described method comprises:
Step 101) generate test faultless circuit plate and the pumping signal required for circuit board under test;
Step 102) pumping signal is applied to two circuit boards simultaneously, and gather the response signal of each corresponding element device nodes of two circuit boards, extract the characteristic curve of each node port response signal on this basis, i.e. lissajouf figure;
Step 103) carry out fault detect location by the response signal characteristic curve comparing faultless circuit plate and each components and parts node of circuit board under test, determine whether circuit board under test exists fault, and determine abort situation.
6. the circuit board off-line contrast test method based on lissajouf figure according to claim 5, is characterized in that, described step 101) comprise further:
Step 101-1) initialization each source measuring unit module, configure two source measuring unit modules with identical voltage source running parameter, wherein said voltage source running parameter comprises: waveform, voltage or frequency;
Step 101-2) configure the output impedance that two source measuring unit modules and voltage gear match.
7. the circuit board off-line contrast test method based on lissajouf figure according to claim 5, is characterized in that, described step 102) comprise further:
Step 102-1) calculate scanning voltage array according to voltage source running parameter, determine that scanning is always counted, and the initial value of number of scan points is set;
Step 102-2) choose scanning voltage corresponding to number of scan points, and export scanning voltage;
Step 102-3) be captured in step 101-2) under the excitation of scanning voltage chosen, the output voltage of faultless circuit plate and circuit board under test corresponding element device nodes port and working current, and record collection value;
Step 102-4) increment operator process is carried out to number of scan points;
Step 102-5) judge whether number of scan points reaches the maximal value of scanning voltage array, if not, then return step 102-2); If so, step 102-6 is entered);
Step 102-6) draw according to each analyzing spot characteristic gathered and show the Li Shayu waveform of faultless circuit plate and circuit board under test corresponding element device nodes, and then obtain contrasting oscillogram;
Step 102-7) value contrasting tolerance is set;
Step 102-8) judge that the maximum difference contrasting oscillogram is whether in the tolerance arranged, if, then there is fault in circuit board under test; If not in the scope of the tolerance arranged, then circuit board under test current surveyed components and parts node non-fault.
8. the circuit board off-line contrast test method based on lissajouf figure according to claim 7, it is characterized in that, the value of described tolerance is set to 20%.
9. the circuit board off-line contrast test method based on lissajouf figure according to claim 7, is characterized in that, described in choose the principle that scanning always counts and need meet following condition:
1) the scanning voltage waveform drawn out according to scanning voltage array is undistorted;
2) acquisition time that measuring unit module scans in source completes whole waveform is no more than 5s;
3) within the stand-by period that user can bear.
CN201510991907.3A 2015-12-24 2015-12-24 A kind of offline contrast test device and method of circuit board based on lissajouf figure Active CN105445652B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510991907.3A CN105445652B (en) 2015-12-24 2015-12-24 A kind of offline contrast test device and method of circuit board based on lissajouf figure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510991907.3A CN105445652B (en) 2015-12-24 2015-12-24 A kind of offline contrast test device and method of circuit board based on lissajouf figure

Publications (2)

Publication Number Publication Date
CN105445652A true CN105445652A (en) 2016-03-30
CN105445652B CN105445652B (en) 2018-05-04

Family

ID=55556079

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510991907.3A Active CN105445652B (en) 2015-12-24 2015-12-24 A kind of offline contrast test device and method of circuit board based on lissajouf figure

Country Status (1)

Country Link
CN (1) CN105445652B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107688144A (en) * 2017-09-25 2018-02-13 河南中烟工业有限责任公司 A kind of cigarette mounted circuit board fault locator

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6815233B1 (en) * 2003-06-11 2004-11-09 Advanced Micro Devices, Inc. Method of simultaneous display of die and wafer characterization in integrated circuit technology development
CN2706771Y (en) * 2003-12-31 2005-06-29 李日生 Automatic tester for circuitboard
CN101175327A (en) * 2006-11-01 2008-05-07 日本电气株式会社 Handover control system, handover control method, mobile communication system and base station
CN101458297A (en) * 2007-12-12 2009-06-17 康佳集团股份有限公司 Printed circuit board test system and test method
CN102209902A (en) * 2008-11-14 2011-10-05 泰拉丁公司 Method and apparatus for testing electrical connections on a printed circuit board
CN103018658A (en) * 2012-12-27 2013-04-03 中国人民解放军海军航空工程学院 Circuit board health condition monitoring method based on volt-ampere characteristic curves
US20150234000A1 (en) * 2014-02-14 2015-08-20 Texas Instruments Incorporated Real Time Semiconductor Process Excursion Monitor

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6815233B1 (en) * 2003-06-11 2004-11-09 Advanced Micro Devices, Inc. Method of simultaneous display of die and wafer characterization in integrated circuit technology development
CN2706771Y (en) * 2003-12-31 2005-06-29 李日生 Automatic tester for circuitboard
CN101175327A (en) * 2006-11-01 2008-05-07 日本电气株式会社 Handover control system, handover control method, mobile communication system and base station
CN101458297A (en) * 2007-12-12 2009-06-17 康佳集团股份有限公司 Printed circuit board test system and test method
CN102209902A (en) * 2008-11-14 2011-10-05 泰拉丁公司 Method and apparatus for testing electrical connections on a printed circuit board
CN103018658A (en) * 2012-12-27 2013-04-03 中国人民解放军海军航空工程学院 Circuit board health condition monitoring method based on volt-ampere characteristic curves
US20150234000A1 (en) * 2014-02-14 2015-08-20 Texas Instruments Incorporated Real Time Semiconductor Process Excursion Monitor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107688144A (en) * 2017-09-25 2018-02-13 河南中烟工业有限责任公司 A kind of cigarette mounted circuit board fault locator

Also Published As

Publication number Publication date
CN105445652B (en) 2018-05-04

Similar Documents

Publication Publication Date Title
CN103033738B (en) A kind of Automatic test system for circuit board
CN105738836B (en) A kind of DC/DC converters automatization test system
CN102707167B (en) State monitoring system for grounding grid based on industrial personal computer
CN107037313A (en) The method for setting up deformation of transformer winding failure and frequency sweep impedance characteristic corresponding relation
CN108548962A (en) A kind of grounded screen alternating current and direct current and impulse resistance integrated test system and method
CN105467355A (en) Automatic testing method of electric energy meter and automatic testing device of same
CN203178431U (en) Full-automatic testing system for circuit boards
CN206178087U (en) Safety testing equipment
CN109307816A (en) Power equipment test method based on substation's hybrid electromagnetic interference simulation
CN104297664A (en) Mainboard time sequence measuring device and method
CN106771525A (en) Voltage detection method, device and voltage tester
CN105445652A (en) Lissajous figure-based circuit board off-line comparison test device and method
CN103576032B (en) The on-line measuring device of a kind of power equipment and method
CN204129151U (en) Testing touch screen machine
CN105021919B (en) Capacitance plate test card, test macro
CN106546904B (en) The method and system of crosstalk signal between a kind of determining signal wire
CN101561458A (en) Method and device for measuring current on line
CN203788304U (en) Device for testing function of hardware interface
CN206193129U (en) Millimeter wave detector automatic test system
CN206322350U (en) Electric energy metrical training apparatus
CN102621349A (en) Accelerometer test device and accelerometer test method
CN205210296U (en) A detecting system for detecting partial discharge detector
CN206132970U (en) Ultrasonic wave partial discharge measurement system under site environment
CN105222850A (en) Based on the liquid level non-contact measurement system of LabVIEW
CN204177955U (en) The self-service calibrating installation of a kind of three-phase electric energy meter based on man-machine touth-interactive

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant