CN105374763A - 用于封装应力敏感器件的硅保护物 - Google Patents

用于封装应力敏感器件的硅保护物 Download PDF

Info

Publication number
CN105374763A
CN105374763A CN201510404256.3A CN201510404256A CN105374763A CN 105374763 A CN105374763 A CN 105374763A CN 201510404256 A CN201510404256 A CN 201510404256A CN 105374763 A CN105374763 A CN 105374763A
Authority
CN
China
Prior art keywords
integrated circuit
components
lead frame
surface mount
frame assembly
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510404256.3A
Other languages
English (en)
Inventor
M·程
K·王
T·田
M·伊亚施
T·范
B·拉什
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Maxim Integrated Products Inc
Original Assignee
Maxim Integrated Products Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Maxim Integrated Products Inc filed Critical Maxim Integrated Products Inc
Publication of CN105374763A publication Critical patent/CN105374763A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/562Protection against mechanical damage
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/16Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16245Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/2919Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/293Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331Disposition
    • H01L2224/3318Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45139Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48647Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48738Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48747Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48838Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48847Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73215Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73253Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399Material
    • H01L2224/814Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/81447Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399Material
    • H01L2224/834Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399Material
    • H01L2224/834Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/83447Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • H01L2224/83805Soldering or alloying involving forming a eutectic alloy at the bonding interface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85447Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49548Cross section geometry
    • H01L23/49551Cross section geometry characterised by bent parts
    • H01L23/49555Cross section geometry characterised by bent parts the bent parts being the outer leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Abstract

一种表面安装半导体封装、半导体器件以及用于上述制造表面安装半导体封装和电子器件的方法,所述半导体封装包括引线框架组件;集成电路器件,设置在引线框架组件上;硅保护物,设置在集成电路器件上,其中硅保护物配置为减轻施加到集成电路器件的封装应力;以及模塑层,包封集成电路器件、硅保护物以及至少一部分引线框架组件。

Description

用于封装应力敏感器件的硅保护物
背景技术
这些年来,封装技术进化成开发更小、更便宜、更可靠以及更环境友好封装。例如,开发出芯片尺寸封装技术,使得直接表面可安装的封装具有不大于集成电路芯片面积1.2倍的表面面积。晶片级封装(WPL)是一种芯片尺寸封装技术包括各种技术使得集成电路芯片在分割前以晶片级封装。晶片级封装将晶片制造工艺延伸到包括器件互连和器件保护工艺。因而晶片级封装允许晶片级的晶片制造、封装、测试以及老化工艺(burn-in)集成地制造工艺。
半导体器件制造中使用的一些制造工艺使用显微光刻法在圆形晶片上图案化集成电路,圆形晶片由半导体形成,例如硅、砷化镓等。典型地,将图案化晶片分割成单个集成电路芯片或管芯以将集成电路彼此分离。使用各种封装技术组装或封装单个集成电路芯片以形成半导体器件,半导体器件可以安装在印刷电路板上。
发明内容
描述了一种表面安装半导体封装、电子器件以及用于制造表面安装半导体封装和电子器件的方法,该表面安装半导体封装包括引线框架组件;设置在引线框架组件上的集成电路器件;设置在集成电路器件上的硅保护物(siliconshield),其中硅保护物配置为减轻施加到集成电路器件的封装应力;以及包封集成电路器件、硅保护物以及至少一部分引线框架组件的模塑层,保护物。在实施例中,使用根据本发明示例技术的电子器件包括印刷电路板和表面安装半导体封装。在实施方式中,使用根据本发明示例技术的用于制造表面安装半导体封装和/或半导体器件的一种工艺包括在引线框架组件上放置集成电路器件;在集成电路器件上放置硅保护物;以及形成包封集成电路器件、硅保护物以及至少一部分引线框架组件的模塑层保护物。
本发明内容以一种简化的形式引入概念的选择,其将在下文的具体实施方式中进一步描述。本发明内容并不旨在确定权利要求所要求保护主题的关键特征或必要特征,也不旨在用于帮助决定权利要求所要求保护主题的范围。
附图说明
详细说明将参照附图描述。说明书和附图中不同示例中的相同的附图标记代表相似或相同的部件。
图1A是横截面侧视图,示出了根据本发明的示例实施例的包括设置在集成电路管芯上的硅保护物的一种表面安装半导体封装的实施例保护物。
图1B是局部俯视图,示出了根据本发明的示例实施例的包括设置在集成电路管芯上的硅保护物的一种表面安装半导体封装的实施例保护物。
图2示出了一种用于制造表面安装半导体封装示例工艺的流程图,表面安装半导体封装包括设置在集成电路管芯上的硅保护物,例如如图1A和1B所示的表面安装半导体封装。
具体实施方式
概述
半导体封装促进比使用许多其他封装技术制造的器件更低成本、具有更小尺寸以及提供更低寄生效应的半导体器件的生产。但是,在应力敏感器件中,封装应力能够影响温度系数(TC)与热滞后(TH)性能。精确测量器件,例如有源管芯,在制造期间对应力更敏感并且在封装组件之后和在可靠性测试之后要求最小的信号漂移,例如参考电压、DAC与ADC测试。
因此,描述了一种表面安装半导体封装、电子器件以及用于制造表面安装半导体封装和电子器件的方法,其包括引线框架组件;设置在引线框架组件上的集成电路器件;设置在集成电路器件上的硅保护物,其中硅保护物配置为减轻施加到集成电路器件的封装应力;以及包封集成电路器件、硅保护物以及至少一部分引线框架组件的模塑层保护物。在实施例中,使用根据本发明示例技术的电子器件包括印刷电路板和表面安装半导体封装。在实施例中,使用根据本发明示例技术的用于制造表面安装半导体封装和/或半导体器件的一种工艺包括在引线框架组件上放置集成电路器件;在该集成电路器件上放置硅保护物;以及形成包封集成电路器件、硅保护物以及至少一部分引线框架组件的模塑层保护物。
这里公开的表面安装半导体封装通过在集成电路器件和/或应力敏感器件上放置硅保护物减轻来自封装组件制造和可靠性测试的应力效应,其中硅保护物提供额外的保护层。
示例实施例
图1A和1B示出了根据本发明的示例实施例的一种表面安装半导体封装100和半导体器件保护物。半导体封装100包括半导体器件,半导体器件被配置为封装和安装到电子器件,例如印刷电路板114,以形成另一个电子器件。半导体封装的一些例子可以包括小外形晶体管、精确测量器件、或者其他敏感集成电路器件。
如图1A和1B所示,表面安装半导体封装100可以包括引线框架组件102。在实施例中,引线框架组件102可以包括引线框架,其进一步包括金属结构,在表面安装半导体封装100内金属结构配置为从集成电路器件104输送电子信号到外部器件(例如,印刷电路板114)。在一些示例中,引线框架可以通过从铜或铜合金平板移除材料制造。一些用于制造引线框架的工艺可以包括蚀刻(适用于少量引线框架制造)和/或冲压(适用于大量引线框架制造)。在实施例中,引线框架组件102可以包括至少一个引线框架接触垫116和/或引脚,其可以包括引线框架上的部分引线,引线框架被配置为提供到外部器件例如印刷电路板114的电接触和/或电信号。在其他实施例中,引线可以电耦合至引线框架接触垫116,并且引线框架接触垫116可以形成为与引线框架组件102分离。在这些实施例中,引线框架接触垫116可以包括设置在表面安装半导体封装100底部的金属和/或导电接触垫。
如图1A和1B所示,表面安装半导体封装100可以包括设置在引线框架组件102上的集成电路器件104。在实施例中,集成电路器件104可以包括至少一个集成电路(例如集成电路管芯),其已自加工过的半导体晶片的一部分(未显示)形成和/或作为其一部分形成。集成电路器件104可以包括数字集成电路、模拟集成电路、混合信号电路等。在一个或多个实施例中,集成电路器件104可以包括数字逻辑器件、模拟器件(例如放大器等)、以及它们的组合等。
如上所述,集成电路器件104可以使用各种制造技术制造。例如,集成电路器件104可以通过互补金属氧化物半导体(CMOS)工艺、双极半导体工艺等制造。集成电路器件104可以包括形成在其中的电互连(例如集成电路、再布线层(redistributionlayer)、通孔、接触垫等)。在实施例中,集成电路器件104可以包括有源管芯(例如处理器)和/或无源管芯(例如电容、晶体管等)。另外,集成电路器件104可以包括电互连(例如接触垫、金属垫,比如铜和/或铝、凸点下金属化层(UBM,under-ballmetallization)等),电互连配置为提供集成电路器件104与外部组件(例如印刷电路板)之间的电连接(通过再布线层、通孔、焊料凸块、和/或其他电互连)。集成电路器件104可以配置为使用表面安装技术,例如拾取和放置(pick-and-place)技术,耦合至引线框架组件102。
在实施例中,集成电路器件104可以物理和/或电耦合至引线框架组件102。在一个实施例中,集成电路器件104可以使用管芯连接(dieattach)118耦合至引线框架组件102。管芯连接118可以包括用于将集成电路器件104耦合至引线框架组件102的材料。管芯连接118一些例子可以包括环氧树脂管芯连接、共晶管芯连接、和/或焊料连接。在一个具体的实施例中,集成电路器件104可以使用至少一个引线接合(wirebond)110电连接至引线框架组件102。引线接合可以包括集成电路器件104与引线框架和/或其他封装之间的互连。引线接合材料的一些例子可以包括金、银、铝、和/或铜。在实施例中,引线接合的直径可以介于约15μm到约几百μm之间(例如200μm)。在另一个实施例中,表面安装半导体封装100可以包括具有倒装芯片配置的集成电路器件104。在该实施例中,集成电路器件104可以使用至少一个焊料凸块(未示出)机械连接与电连接到引线框架组件102。焊料凸块可以形成在集成电路器件104的表面。在实施例中,焊料凸块可以包括适于焊接的材料,例如无铅金属,比如锡-银-铜(Sn-Ag-Cu)合金(即SAC),锡-银(Sn-Ag)合金,锡-铜(Sn-Cu)合金等。在一个具体的实施例中,锡铅(PbSn)材料可以用作焊料凸块。在使用至少一个焊料凸块的实施例中,焊料凸块用作管芯连接118。
如图1A和1B所示,表面安装半导体封装100包括连接至集成电路器件104的硅保护物106。硅保护物106可以连接至集成电路器件104的远离管芯连接118和引线框架组件102的侧面上。在实施例中,硅保护物106可以包括设置在集成电路器件104上的硅层或其他耐用且牺牲性材料,硅保护物106配置为阻止施加到敏感集成电路器件104的应力。硅保护物106可以具有各种尺寸。例如,硅保护物106可以具有比集成电路器件104的相应侧面(例如配置为临近硅保护物106的侧面)上的表面面积小的表面面积。进一步,硅保护物106可以具有各种厚度。在一个具体实施例中,硅保护物106可以具有大约5mm的厚度。这里可以使用其他的硅保护物106尺寸(例如0.5mm×1.0mm,0.5mm×0.5mm等)和厚度(例如0.75mm、0.25mm、0.1mm等)。当制造表面安装半导体封装100时,表面安装半导体封装100和集成电路器件104经受应力。增加硅保护物106可以保护集成电路器件104免受制造步骤损伤。在一个实施例中,可以使用管芯粘接工艺利用粘接层108将硅保护物106放置在集成电路器件104上。粘接层108的一些例子可以包括胶、薄膜、环氧树脂、共晶连接或适合于将硅保护物106粘结到集成电路器件104的其他粘结剂。例如,硅保护物106可以使用环氧基粘结层108连接至集成电路器件104。
表面安装半导体封装100可以包括模塑层112,其包封集成电路器件104、引线接合110、至少一部分引线框架组件102、以及硅保护物106。如图1A和1B所示,模塑层112为集成电路器件104、引线框架组件102、引线接合110以及硅保护物106提供支撑和/或电绝缘。模塑层112可以使用各种工艺形成,例如注射成型和/或传递成型。模塑层112可以包括一种材料,该材料配置为兼具高物理强度与低应力及吸湿性,例如硅树脂和/或环氧树脂。在一个实施例中,模塑层112包括聚合物材料;例如环氧树脂,设置在表面安装半导体封装100上。在其他实施例中,模塑层112可以包括其他聚合物和支撑材料。
图1A示出了一种典型的与印刷电路版114连接的表面安装半导体封装100。该视图示出了表面安装半导体封装100的概略截面图。在该视图中,表面安装半导体封装100可以连接至印刷电路版114以形成半导体器件。图1B示出了表面安装半导体封装100的俯视图,显示了硅保护物106放置在集成电路器件104的远离引线框架组件102的一个侧面上。在该实施例中,集成电路器件104显示为使用多个引线接合110耦合至引线框架组件102。
示例工艺流程
图2示出了一种示例工艺流程200,其采用多种技术制造半导体器件,例如图1A和1B所示的表面安装半导体封装100和半导体器件。
在所示的工艺流程200中,放置集成电路器件到引线框架组件(块202)上。在实施例中,放置集成电路器件104到引线框架组件102上可以包括使用自动表面安装技术系统(例如拾取和放置技术)用于放置步骤。在一些实施例中,放置集成电路器件104到引线框架组件102上可以包括使用管芯连接118,其配置为将聚合物粘接到金属上。在一些实施例中,放置集成电路器件104到引线框架组件102上可以进一步包括管芯连接技术,例如环氧树脂连接和/或共晶管芯连接技术。在一个具体实施例中,适合的管芯连接118包括环氧树脂。在其他实施例中,放置集成电路器件104到引线框架组件102上可以包括使用焊料连接放置倒装型集成电路器件104。在实施例中,放置集成电路器件104到引线框架组件102上可以包括放置集成电路器件104到引线框架组件102的中心部分上。在其他实施例中,放置集成电路器件104可以包括放置集成电路器件104到引线框架组件102的非中心部分上。
接下来,放置硅保护物到集成电路器件上(块204)。在一些实施例中,放置硅保护物106包括放置预形成的硅保护物106,其配置为降低集成电路器件104上的制造应力。在这些实施例中,硅保护物通过单一化硅晶片为适合覆盖集成电路器件104的尺寸而形成。每个硅保护物106可以使用各种技术放置在集成电路器件104上,例如拾取和放置技术和粘接层118。在实施例中,硅保护物106可以相对于集成电路器件104的表面具有相同或者不同的尺寸并且可以放置在集成电路器件104上的不同位置(例如中心、偏离中心等)。在一个具体示例中,放置硅保护物106包括放置具有比集成电路器件104更小表面积的硅保护物106到集成电路器件104的远离管芯连接118与引线框架组件102的侧面的中心上。
模塑层形成为包封表面安装半导体封装的至少一部分(块206)。在实施例中,形成模塑层112包括在形成器件互连以后在集成电路器件104、硅保护物106以及引线框架组件102的表面上形成模塑层112,以提供对表面安装半导体封装100内的集成电路器件104的支撑和隔离。例如,形成模塑层112可以包括在集成电路器件104和至少一部分引线框架组件102上及周围形成环氧树脂包封结构,其中硅保护物连接至集成电路器件104。在一些实施例中,形成模塑层112可以包括使用模塑工艺形成聚合物和/或环氧树脂材料,例如注射成型、传递成型、和/或压模。注射成型可以包括将模塑材料注入模具,其包括表面安装半导体封装100。传递成型可以包括工艺,其中测量模塑材料的数量以及将模塑材料嵌入模具空腔,其包括表面安装半导体封装100。在一些实施例中,沉积多个聚合物层(例如环氧树脂等)以形成模塑层112。在一个具体实施例中,形成模塑层112包括使用传递成型形成环氧模塑层112。在这个具体实施例中,引线框架组件102和集成电路器件104放置在模具上并且关闭模具。环氧树脂(例如模塑层112)缓慢地转移进模具中使得引线接合110不弯曲、避免空洞、以及缓和表面安装半导体封装100上的应力。
在模塑工艺与形成模塑层112以后,表面安装半导体封装100可以进一步被加工和/或连接至其他电子器件,例如印刷电路版114,以形成其他电子器件。
结论
尽管使用具体的结构特征和/或工艺操作的语言描述主题,但是可以理解权利要求书所限定的主题不必限定于以上所描述的具体特征或行为。相反,以上描述的具体特征和行为用于作为权利要求书实施的示例形式而公开。

Claims (20)

1.一种表面安装半导体封装,包含:
引线框架组件;
集成电路器件,设置在所述引线框架组件上;
硅保护物,设置在所述集成电路器件上,其中所述硅保护物配置为减轻施加到所述集成电路器件的封装应力;以及
模塑层,包封所述集成电路器件、所述硅保护物以及至少一部分所述引线框架组件。
2.如权利要求1所述的表面安装半导体封装,其中所述引线框架组件包括铜。
3.如权利要求1所述的表面安装半导体封装,其中所述集成电路器件包括小外形晶体管。
4.如权利要求1所述的表面安装半导体封装,其中所述集成电路器件包括倒装管芯。
5.如权利要求1所述的表面安装半导体封装,其中所述集成电路器件包括有源管芯。
6.如权利要求1所述的表面安装半导体封装,其中所述集成电路器件包括无源器件。
7.如权利要求1所述的表面安装半导体封装,其中所述硅保护物包括厚度为约5mm的硅。
8.如权利要求1所述的表面安装半导体封装,其中所述模塑层包括环氧树脂。
9.如权利要求1所述的表面安装半导体封装,进一步包括:
至少一个引线接合,其提供所述引线框架组件与所述集成电路器件之间的电通信。
10.如权利要求9所述的表面安装半导体封装,其中所述至少一个引线接合包括金、铝、银或铜中的至少一种。
11.一种电子器件,包含:
印刷电路板;以及
表面安装半导体封装,其连接至所述印刷电路板,其中所述表面安装半导体封装包括
引线框架组件;
集成电路器件,设置在所述引线框架组件上;
硅保护物,设置在所述集成电路器件上,其中所述硅保护物配置为减轻施加到所述集成电路器件的封装应力;以及
模塑层,包封所述集成电路器件、所述硅保护物以及至少一部分所述引线框架组件。
12.如权利要求11所述的电子器件,其中所述引线框架组件包括铜。
13.如权利要求11所述的电子器件,其中所述集成电路器件包括小外形晶体管。
14.如权利要求11所述的电子器件,其中所述集成电路器件包括倒装管芯。
15.如权利要求11所述的电子器件,其中所述集成电路器件包括有源管芯。
16.如权利要求11所述的电子器件,其中所述集成电路器件包括无源器件。
17.如权利要求11所述的电子器件,其中所述硅保护物包括厚度为约5mm的硅。
18.如权利要求11所述的电子器件,其中所述模塑层包括环氧树脂。
19.如权利要求11所述的电子器件,进一步包括:
至少一个引线接合,其提供所述引线框架组件与所述集成电路器件之间的电通信。
20.一种工艺,包括:
将集成电路器件放置在引线框架组件上;
将硅保护物放置在所述集成电路器件上;以及
形成模塑层,包封所述集成电路器件、所述硅保护物以及至少一部分所述引线框架组件。
CN201510404256.3A 2014-06-13 2015-06-12 用于封装应力敏感器件的硅保护物 Pending CN105374763A (zh)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201462011707P 2014-06-13 2014-06-13
US62/011,707 2014-06-13
US14/497,707 US9355968B2 (en) 2014-06-13 2014-09-26 Silicon shield for package stress sensitive devices
US14/497,707 2014-09-26

Publications (1)

Publication Number Publication Date
CN105374763A true CN105374763A (zh) 2016-03-02

Family

ID=54836801

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510404256.3A Pending CN105374763A (zh) 2014-06-13 2015-06-12 用于封装应力敏感器件的硅保护物

Country Status (2)

Country Link
US (1) US9355968B2 (zh)
CN (1) CN105374763A (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109698177A (zh) * 2017-10-20 2019-04-30 日月光半导体制造股份有限公司 半导体装置封装及其制造方法

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3451374B1 (en) 2017-09-01 2023-03-15 TDK-Micronas GmbH Semiconductor device package
US11387155B2 (en) 2019-12-12 2022-07-12 Texas Instruments Incorporated IC having a metal ring thereon for stress reduction
US20210296196A1 (en) * 2020-03-20 2021-09-23 Texas Instruments Incorporated Semiconductor device package with reduced stress

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5049976A (en) * 1989-01-10 1991-09-17 National Semiconductor Corporation Stress reduction package and process
US5339216A (en) * 1993-03-02 1994-08-16 National Semiconductor Corporation Device and method for reducing thermal cycling in a semiconductor package
CN102082102A (zh) * 2009-11-25 2011-06-01 新科金朋有限公司 形成柔性应力消除缓冲区的半导体器件和方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5528076A (en) * 1995-02-01 1996-06-18 Motorola, Inc. Leadframe having metal impregnated silicon carbide mounting area
US6326568B2 (en) * 1997-07-02 2001-12-04 Molex Incorporated Blade switch assembly for a card reader

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5049976A (en) * 1989-01-10 1991-09-17 National Semiconductor Corporation Stress reduction package and process
US5339216A (en) * 1993-03-02 1994-08-16 National Semiconductor Corporation Device and method for reducing thermal cycling in a semiconductor package
CN102082102A (zh) * 2009-11-25 2011-06-01 新科金朋有限公司 形成柔性应力消除缓冲区的半导体器件和方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109698177A (zh) * 2017-10-20 2019-04-30 日月光半导体制造股份有限公司 半导体装置封装及其制造方法
CN109698177B (zh) * 2017-10-20 2022-03-15 日月光半导体制造股份有限公司 半导体装置封装及其制造方法

Also Published As

Publication number Publication date
US20150364431A1 (en) 2015-12-17
US9355968B2 (en) 2016-05-31

Similar Documents

Publication Publication Date Title
US20150340305A1 (en) Stacked die package with redistribution layer
US20100283140A1 (en) Package on package to prevent circuit pattern lift defect and method of fabricating the same
KR101067060B1 (ko) 인캡슐화된 다이를 구비한 다이 패키지 및 그 제조방법
CN108962840B (zh) 电子封装件及其制法
US9147600B2 (en) Packages for multiple semiconductor chips
KR101374145B1 (ko) 반도체 패키지 및 그 제조 방법
US7846773B2 (en) Multi-chip semiconductor package
KR101059629B1 (ko) 반도체 패키지 제조방법
CN105374763A (zh) 用于封装应力敏感器件的硅保护物
US20090206459A1 (en) Quad flat non-leaded package structure
US10529680B2 (en) Encapsulated electronic device mounted on a redistribution layer
US20080006940A1 (en) Lead frames, microelectronic devices with lead frames, and methods for manufacturing lead frames and microelectronic devices with lead frames
KR100829613B1 (ko) 반도체 칩 패키지 및 그 제조 방법
US9117807B2 (en) Integrated passives package, semiconductor module and method of manufacturing
US20150171042A1 (en) Sensor package and manufacturing method
US7960211B2 (en) Semiconductor system-in-package and method for making the same
TWI582905B (zh) 晶片封裝結構及其製作方法
US20100127380A1 (en) Leadframe free leadless array semiconductor packages
US9099363B1 (en) Substrate with corner cut-outs and semiconductor device assembled therewith
TWI450348B (zh) 具有垂直外連導電接點之電子裝置及電子裝置的封裝方法
CN106971981B (zh) 半导体封装、半导体装置及制造半导体封装的方法
US8481369B2 (en) Method of making semiconductor package with improved standoff
US20150115420A1 (en) Sensor die grid array package
KR101688077B1 (ko) 반도체 패키지 구조물 및 그 제작 방법
US9209144B1 (en) Substrate with electrically isolated bond pads

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20160302