CN105264814B - LVDS data reconstruction method and circuit - Google Patents
LVDS data reconstruction method and circuit Download PDFInfo
- Publication number
- CN105264814B CN105264814B CN201480001178.6A CN201480001178A CN105264814B CN 105264814 B CN105264814 B CN 105264814B CN 201480001178 A CN201480001178 A CN 201480001178A CN 105264814 B CN105264814 B CN 105264814B
- Authority
- CN
- China
- Prior art keywords
- clock
- phase
- received
- signal
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
- H03L7/0996—Selecting a signal among the plurality of phase-shifted signals produced by the ring oscillator
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
- H04L7/0012—Synchronisation information channels, e.g. clock distribution lines by comparing receiver clock with transmitter clock
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
Abstract
The present invention relates to a kind of LVDS data reconstruction methods, the described method includes: being sampled simultaneously using the clock of three outs of phase to the signal clock received, the clock of three outs of phase is the first clock, second clock and third clock, and the phase difference between first clock and the second clock is identical as the phase difference value between first clock and the third clock；The clock of three outs of phase according to synchronization judges whether first clock is in the rising edge of the signal clock received to the sampled level of the signal clock received；After determining that first clock is in the rising edge of the signal clock received, the phase of first clock, and the data-signal received according to the phase acquisition of first clock adjusted are adjusted.LVDS data reconstruction method provided in an embodiment of the present invention can guarantee that the edge alignment of sampling clock needs the center of the data sampled to guarantee the accuracy of data sampling in the case where high-speed transfer.
Description
Technical field
The present invention relates to electronic fields, and in particular to arrives a kind of LVDS data reconstruction method and circuit.
Background technique
As shown in Figure 1, traditional Low Voltage Differential Signal (Low Voltage Differential Signaling, LVDS)
In system, LVDS transmitter TX emits N number of channel data Tx1 ..., TxN, while tranmitting data register signal TxCk.These signals are logical
It crosses the channels such as cable and reaches the side receiver RX.In the side RX, phase-locked loop pll of rectifying a deviation generates frequency using TxCk as reference clock
For the clock MxCk of TxCk frequency M times (M can choose 3.5 or 7 in the application of video Low Voltage Differential Signal).Since deviation is asked
Topic and channel adaptation problem, for clock MxCk that data-signal is sampled may not Accurate align to data-signal
Center, therefore, this may cause the corrupt data read, and bit error rate (Bit-Error Rate, BERT) will be remote high
In the level of setting.
In order to solve this problem, a kind of traditional method is the mode based on training sequence or training pattern come accurate
It is directed at the phase of MxCk clock.For example, mono- side RX issues training sequence 101010 ... to the side Tx, later, Rx is received from the side TX
To data vector D<6:0>, state machine FSM adjusts MxCk's based on the comparison result of training sequence and the data vector received
Phase, to guarantee that the clock edge of MxCk is located exactly at the center of data.This kind of method needs to send from Tx similar
101010 ... or 010101 ... training sequence, this is all disabled in many schemes, therefore also limits this kind of side
The application of case.
As shown in Fig. 2, in the scheme that another kind does not need training sequence, using the MxCk of correct phase to transmitting clock
Signal TxCk is sampled.After phase accurate alignment, pattern 1100011 will be shown in recovery data D1 < 6 shown in Fig. 2:
0 > in.The number for the phase applied in Fig. 2 is 8, this 8 phases can pass through the leggy voltage controlled oscillation in phase-locked loop pll
Device (voltage-controlled oscillator, VCO) obtains.In order to obtain the phase of higher precision, PLL can be replaced
DLL shown in Fig. 3 is changed to achieve the effect that finer phase step.
Second scheme at low speeds can works fine, but be used to the clock that samples under TxCk high-speed case
MxCK or NxCK (being chosen according to the single edge of selection or double edges when sampling) may sample the side of TxCK clock signal
Edge, this may cause reading shown in Fig. 4 a as a result, particularly resulting in the spread spectrum clock (the of TxCK shown in Fig. 4 b
Spread-Spectrum Clocking, SSC) situation.Below in fig.4 in a kind of situation, it is when restoring data
When 1x00x11, it may be possible to any one of 1100011,1100111,1000011,1000111.If state machine FSM will
1x00x11 is determined as 1100011, will stop the phase of adjustment MxCK clock, and select current phase to adopt to data
Sample.But from the figure, it can be seen that this may go out since there is no the centers of aligned data by sampling clock MxCK at this time
Existing problem.
Summary of the invention
The object of the present invention is to provide a kind of LVDS data reconstruction methods, to realize the method tracked by clock edge,
To provide a kind of simple but stable method, it is ensured that sampling clock align data signal center.
To achieve the above object, the present invention provides a kind of LVDS data reconstruction methods, which comprises uses simultaneously
Three clocks sample the signal clock received, and described three clock frequency is identical but phase is different, and respectively first
Clock, second clock and third clock；Sampling of three clocks to the signal clock received according to synchronization
Level, judges whether first clock is in the lifting edge of the signal clock received；Determining first clock
Lifting in the signal clock received adjusts the phase of first clock after, and according to institute adjusted
State the data-signal that the phase acquisition of the first clock receives.
Preferably, the phase difference between three clocks is identical.
Preferably, the lifting edge is rising edge or failing edge.
Preferably, the clock of three outs of phase according to synchronization is to the signal clock received
Sampled level, the lifting edge for judging whether first clock is in the signal clock received includes: according to for the moment
The level that three clocks are three identical numerical value to the sampled level of the signal clock received is carved, when adjusting three
The phase of clock.
Preferably, the clock of three outs of phase according to synchronization is to the signal clock received
Sampled level, judges whether first clock is in the lifting of the signal clock received along including:
Three clocks according to synchronization are three different numbers to the sampled level of the signal clock received
The level of value determines that first clock is in the lifting edge of the signal clock received.
It is further preferred that the clock of three outs of phase according to synchronization is to the signal received
The sampled level of clock, judges whether first clock is in the lifting of the signal clock received along including:
After the clock delay first time of three outs of phase, then the signal clock received is adopted
Sample.
It is further preferred that the clock of three outs of phase according to synchronization is to the letter received
The sampled level of number clock, judges whether first clock is in the lifting of the signal clock received along including: to work as
The sampled level that resampling obtains is two same levels and a varying level, and conforms to the lifting of judgement along trend,
Then determine that the first clock is in the lifting edge of the signal clock received.
Second aspect, the embodiment of the invention provides a kind of LVDS data recovery circuit, the circuit includes: Selecting phasing
State machine, phaselocked loop and three sampling clock generation circuits, three sampling clock generation circuits are the first sample circuit, the second sampling
Circuit and third sample circuit generate the first clock, second clock and third clock respectively, wherein the first clock, second clock
Identical but phase is different with third clock frequency；The phaselocked loop exports different phases, and the Selecting phasing state machine is institute
State three outs of phase of clock selecting of three sampling clock generation circuits output；The Selecting phasing state machine controls described three and adopts
Sample clock circuit sampled the signal clock received with the clock simultaneously using three outs of phase, according to same a period of time
Whether sampled level of the clock to the signal clock received for carving three outs of phase, judge first clock
Lifting edge in the signal clock received；Determining first clock in the signal clock received
After, the Selecting phasing state machine adjusts the phase of first clock for lifting, and when according to adjusted described first
The data-signal that the phase acquisition of clock receives.
Preferably, the phase difference between three clocks is identical.
Preferably, the lifting edge is rising edge or failing edge.
Preferably, the Selecting phasing state machine is in three clocks according to synchronization to the signal received
When the sampled level of clock is the level of three identical numerical value, the phase of three clocks is adjusted.
Preferably, the Selecting phasing state machine is when three clocks are to the signal received according to synchronization
The sampled level of clock is the level of three different numerical value, determines that first clock is in the liter of the signal clock received
Edge drops.
It is further preferred that after Selecting phasing state machine is to the clock delay first time of three outs of phase, then
The signal clock received is sampled.
It is further preferred that if the sampled level that resampling obtains is that two same levels and one are Bu Tong electric
It is flat, and the lifting of judgement is conformed to along trend, when Selecting phasing state machine determines that the first clock is in the signal received
The lifting edge of clock.
LVDS data reconstruction method provided in an embodiment of the present invention can reach quasi- by the accurate acquisition of clock edge
The really effect of adjustment sampling clock phase, and then guarantee the center for the data that the edge alignment of sampling clock needs to sample, in height
In the case where speed transmission, guarantee the accuracy of data sampling.
Detailed description of the invention
Fig. 1 is the schematic diagram that the first LVDS data of the prior art are restored；
Fig. 2 is the schematic diagram that second of LVDS data of the prior art are restored；
Fig. 3 is the schematic diagram that the third LVDS data of the prior art are restored；
Fig. 4 a is the LVDS data sampling state diagram of the prior art in the case where low speed signal transmission；
Fig. 4 b is the LVDS data sampling state diagram of the prior art in the case where low speed signal transmission；
Fig. 5 is the schematic diagram of LVDS data sampling of the embodiment of the present invention；
Fig. 6 is the structure chart of LVDS data recovery circuit provided in an embodiment of the present invention；
Fig. 7 is the state diagram that edge determines in LVDS data reconstruction method of the embodiment of the present invention；
Fig. 8 is the structure chart of another embodiment of LVDS data recovery circuit provided in an embodiment of the present invention；
Fig. 9 is the flow chart of LVDS data reconstruction method of the embodiment of the present invention.
Specific embodiment
Below by drawings and examples, technical scheme of the present invention will be described in further detail.
The core concept of the embodiment of the present invention is, in Low Voltage Differential Signal LVDS system, in receiving side, is made with TxCk
The clock MxCk that frequency is M times of TxCk frequency is generated for reference clock, while use two-way and MxCK identical frequency but phase are not
Same clock samples the clock TxCK of transmission signal together with sampling clock MxCK, and determines TxCK according to sampled result
Side information, so that it is determined that optimal MxCK sampling phase.
Fig. 5 is the schematic diagram of LVDS data sampling of the embodiment of the present invention；Fig. 6 is LVDS data provided in an embodiment of the present invention
The structure chart of restoring circuit.It is specifically described below with reference to LVDS data sampling of the Fig. 5 and Fig. 6 to the embodiment of the present invention.
As shown in fig. 6, LVDS data recovery circuit includes Selecting phasing state machine FSM, phase-locked loop pll and three samplings
Clock circuit generates tri- road sampling clock of MxCK, MxCKe and MxCKl respectively, and MxCK is as reference clock, other two-way conducts
Auxiliary sampling clock selects the phase of this three roads clock of state machine FSM control selections.The phase of these three clocks can have phase
Same phase difference, it is possible to have different phase differences.In one example, in the circuit of diagram PLL export 8 kinds of phases when
Clock, i.e. Ph0-Ph7；Also, the phase arrangement of three clocks can be as shown in table 1:
Table 1
FSM controls three clocks and is acquired simultaneously to TXCK, and exports three clocks MxCKe, MxCK and MxCKl and adopt
Level D1e, D1 and the D1l collected.Since three is that synchronization samples clock signal, and differs between three
Same phase difference, so D1e, D1 and D1l may be identical, it is also possible to not identical.
By taking Fig. 5 as an example, if three clock acquisitions of synchronization to level be all low level, that is to say, that D1e, D1 and
D1l is 0, and the level combinations of three's composition are 000, then determines that MxCK uses current phase, is not aligned with TXCK's at this time
Rising edge.
At this point, FSM adjusts the phase of three sampling clock generation circuit output clocks, such as suitable according to the phase combination in table 1
Sequence is adjusted, for example, when Ph7, Ph0, Ph1 is respectively adopted in MxCKe, MxCK and MxCKl, the level signal sampled is
000, then replace after three clocks MxCKe, MxCK and MxCKl phase be Ph2, Ph3, Ph4, using this kind of phase combination after
It is continuous that TXCK is acquired, if the level combinations this time sampled are still 000, continue to replace according to the sequence in table 1
Next group of phase.
If after having replaced a kind of phase combination, it is assumed that the phase of MxCKe, MxCK and MxCKl be respectively Ph2, Ph3,
When Ph4, the level combinations sampled are 011, then can assert that MxCK is narrowly focused towards the rising edge of TXCK at this time.At this point, FSM is by base
The current phase Ph3 of quasi- sampling clock MxCK is recorded, and increases by 90 ° (pi/2) on the basis of Ph3, as formally adopting to data
The phase of the clock of sample.
If after having replaced a kind of phase combination, it is assumed that the phase of MxCKe, MxCK and MxCKl be respectively Ph1, Ph2,
When Ph3, the level combinations sampled are 001, then MxCK may there is no the rising edges for being directed at TXCK at this time.In an example
In, FSM will control benchmark sampling clock MxCK when sampling according to current phase Ph2 to clock TXCK, consider to MxCK's
Sampling time carries out delay deltaT, after the deltaT that is delayed, samples again to TXCK.If FSM is read at this time
The level that MXCK is sampled is 1, and the level that MxCKe is sampled remains as 0, then it represents that, MXCK is directed at the rising of TXCK at this time
It is done at this point, FSM records the current phase Ph2 of benchmark sampling clock MxCK, and increases by 90 ° (pi/2) on the basis of Ph3 on edge
For the phase formally to the clock of data sampling.DeltaT generally selects the time span between 100~200ps.
If after having replaced a kind of phase combination, it is assumed that the phase of MxCKe, MxCK and MxCKl be respectively Ph1, Ph2,
When Ph3, the level combinations sampled are 001, then there is no the rising edges for being directed at TXCK by MxCK at this time.At this point, FSM will control base
Quasi- sampling clock MxCK samples clock TXCK still according to current phase Ph2, but carries out to the sampling time of MxCK
Delay deltaT again samples TXCK after the deltaT that is delayed.If FSM reads the electricity that MXCK at this time is sampled
It is flat to remain as 0, and the level that MxCKe is sampled remains as 0, then FSM will control benchmark sampling clock MxCK still according to current
Phase Ph2 samples clock TXCK, but carries out delay deltaT again to the sampling time of MxCK, and MXCK is aligned at this time
The rising edge of TXCK, if it is 1 that FSM, which reads the level that MXCK at this time is sampled, and the level that MxCKe is sampled remains as 0,
Then indicating, MXCK is directed at the rising edge of TXCK at this time, at this point, FSM records the current phase Ph2 of benchmark sampling clock MxCK,
And increase by 90 ° (pi/2) on the basis of Ph3, as the phase formally to the clock of data sampling.DeltaT generally selects 100
Time span between~200ps.
Table 2 lists after reading 000, reselects the level being likely to occur after phase and reads result.
| State | MxCK | D1e | D1 | D1l | Phase | |
| Q0 | Pha | 0 | 0 | X | ||
| Q1 | Phb | 0 | x | 1 | ||
| Q2 | Phc | X | 1 | 1 |
Table 2
The state of a control of FSM in the embodiment of the present invention, can refer to table 3.
| D1e | D1 | D1l | Phase | Movement and state |
| 0 | 0 | 0 | Phase is incremented by | Find rising edge |
| 0 | 0 | 1 | It remains to next time | Rising edge alignment is verified |
| 0 | 1 | 0 | It resets | Wrong data |
| 0 | 1 | 1 | It remains to next time | Rising edge alignment is verified |
| 1 | 0 | 0 | It remains to next time | Failing edge alignment is verified |
| 1 | 0 | 1 | It resets | Wrong data |
| 1 | 1 | 0 | It remains to next time | Failing edge alignment is verified |
| 1 | 1 | 1 | Phase is incremented by | Find failing edge |
3 Selecting phasing finite state machine (FSM) of table
In the embodiment of the present invention of Fig. 7, the phases of three sample circuits can be provided with 8 kinds of phases of selection in PLL
Between recycled.PLL as needed can export more phases, can also accordingly update, and raising phase determines accurate
Degree.In one example, in order to improve the accuracy of phase output, circuit of the DLL as phase output is selected, as shown in Figure 8.
Here few to introduce.
Aforementioned embodiment describes the rising edge information that TxCK is determined by three road sampling clocks, so that it is determined that optimal
MxCK sampling phase.Similarly, the failing edge information that TxCK can also be determined by multi-channel sampling clock, so that it is determined that optimal
MxCK sampling phase.
TXCK is acquired simultaneously assuming that FSM controls three clocks, and export three clocks MxCKe, MxCK and
MxCKl collected level D1e, D1 and D1l, since three is that synchronization samples clock signal, and three it
Between differed same phase difference, so D1e, D1 and D1l may be identical, it is also possible to not identical.
If three clock acquisitions of synchronization to level be all high level, that is to say, that D1e, D1 and D1l are 1, three
The level combinations of person's composition are 111, then determine that MxCK using current phase, is not aligned under TXCK at this time
Edge drops.
At this point, FSM adjusts the phase of three sampling clock generation circuit output clocks, such as suitable according to the phase combination in table 1
Sequence is adjusted, for example, when Ph7, Ph0, Ph1 is respectively adopted in MxCKe, MxCK and MxCKl, the level signal sampled is
111, then replace after three clocks MxCKe, MxCK and MxCKl phase be Ph2, Ph3, Ph4, using this kind of phase combination after
It is continuous that TXCK is acquired, if the level combinations this time sampled are still 111, continue to replace according to the sequence in table 1
Next group of phase.
If after having replaced a kind of phase combination, it is assumed that the phase of MxCKe, MxCK and MxCKl be respectively Ph2, Ph3,
When Ph4, the level combinations sampled are 100, then can assert that MxCK is narrowly focused towards the failing edge of TXCK at this time.At this point, FSM is by base
The current phase Ph3 of quasi- sampling clock MxCK is recorded, and increases by 90 ° (pi/2) on the basis of Ph3, as formally adopting to data
The phase of the clock of sample.
If after having replaced a kind of phase combination, it is assumed that the phase of MxCKe, MxCK and MxCKl be respectively Ph1, Ph2,
When Ph3, the level combinations sampled are 110, then MxCK may there is no the rising edges for being directed at TXCK at this time.In an example
In, FSM will control benchmark sampling clock MxCK when sampling according to current phase Ph2 to clock TXCK, consider to MxCK's
Sampling time carries out delay deltaT, after the deltaT that is delayed, samples again to TXCK.If FSM is read at this time
The level that MXCK is sampled is 0, and the level that MxCKe is sampled remains as 1, then it represents that, MXCK is directed at the decline of TXCK at this time
It is done at this point, FSM records the current phase Ph2 of benchmark sampling clock MxCK, and increases by 90 ° (pi/2) on the basis of Ph3 on edge
For the phase formally to the clock of data sampling.DeltaT generally selects the time span between 100~200ps.
If after having replaced a kind of phase combination, it is assumed that the phase of MxCKe, MxCK and MxCKl be respectively Ph1, Ph2,
When Ph3, the level combinations sampled are 110, then there is no the rising edges for being directed at TXCK by MxCK at this time.At this point, FSM will control base
Quasi- sampling clock MxCK samples clock TXCK still according to current phase Ph2, but carries out to the sampling time of MxCK
Delay deltaT again samples TXCK after the deltaT that is delayed.If FSM reads the electricity that MXCK at this time is sampled
It is flat to remain as 1, and the level that MxCKe is sampled remains as 0, then FSM will control benchmark sampling clock MxCK still according to current
Phase Ph2 samples clock TXCK, but carries out delay deltaT again to the sampling time of MxCK, and MXCK is aligned at this time
The rising edge of TXCK, if it is 0 that FSM, which reads the level that MXCK at this time is sampled, and the level that MxCKe is sampled remains as 1,
Then indicating, MXCK is directed at the rising edge of TXCK at this time, at this point, FSM records the current phase Ph2 of benchmark sampling clock MxCK,
And increase by 90 ° (pi/2) on the basis of Ph3, as the phase formally to the clock of data sampling.DeltaT generally selects 100
Time span between~200ps.
Fig. 9 is the flow chart of LVDS data reconstruction method of the embodiment of the present invention.As shown in figure 9, based on above-mentioned circuit, this
Inventive embodiments provide a kind of LVDS data reconstruction method, which comprises
901, while the signal clock received is sampled using three clocks, three clock frequencies it is identical but
Phase is different, respectively the first clock, second clock and third clock；
902, three clocks according to synchronization are to the sampled level of the signal clock received, described in judgement
Whether the first clock is in the lifting edge of the signal clock received；
903, determining that first clock is in the lifting of the signal clock received after, is adjusting described the
The phase of one clock, and the data-signal received according to the phase acquisition of first clock adjusted.
Wherein, in conjunction with embodiment above-mentioned, can go out to find out, the phase difference between the third clock is preferably identical, institute
Stating lifting edge is rising edge or failing edge.
Wherein, in step 902, further comprise:
Three clocks according to synchronization are three identical numbers to the sampled level of the signal clock received
The level of value adjusts the phase of three clocks；And
Three clocks according to synchronization are three different numbers to the sampled level of the signal clock received
The level of value determines that first clock is in the lifting edge of the signal clock received.
After the clock delay first time of three outs of phase, then the signal clock received is adopted
Sample.
Preferably, step 903 is specifically, when the sampled level that resampling obtains is two same levels and a difference
Level, and the lifting of judgement is conformed to along trend, it is determined that the first clock is in the lifting edge of the signal clock received.
Further, with reference to the description of the embodiment above-mentioned to circuit, the clock of three outs of phase, according to first
Phase combination samples the signal clock received, and the first phase combination includes the identical phase of three phase difference values
Position；
When the clock of three outs of phase, when the level combinations sampled are 000；
The clock of three outs of phase samples the signal clock received according to second phase combination, institute
It states second phase combination and includes the identical phase of three phase difference values；
When the clock of three outs of phase, when the level combinations sampled are 011；
Determine whether first clock is in the rising edge of the signal clock received.
If the clock when three outs of phase, the level combinations sampled are 001, then to three differences
After the clock delay first time of phase, then the signal clock received is sampled；
After delay, if the clock of three outs of phase, the level combinations sampled are 011；
Determine whether first clock is in the rising edge of the signal clock received.
In another embodiment, the clocks of three outs of phase according to synchronization is received to described
The sampled level of signal clock, judges whether first clock is in the rising edge of the signal clock received；Specifically
Include:
The clock of three outs of phase samples the signal clock received according to first phase combination, institute
It states first phase combination and includes the identical phase of three phase difference values；
When the clock of three outs of phase, when the level combinations sampled are 111；
The clock of three outs of phase samples the signal clock received according to second phase combination, institute
It states second phase combination and includes the identical phase of three phase difference values；
When the clock of three outs of phase, when the level combinations sampled are 100；
Determine whether first clock is in the failing edge of the signal clock received.
The clock of three outs of phase samples the signal clock received according to second phase combination, institute
It states second phase combination and includes the identical phase of three phase difference values；Later,
If the clock when three outs of phase, the level combinations sampled are 110, then to three differences
After the clock delay first time of phase, then the signal clock received is sampled；
After delay, if the clock of three outs of phase, the level combinations sampled are 100；
Determine whether first clock is in the lower falling-rising edge of the signal clock received.
LVDS data reconstruction method provided in an embodiment of the present invention can reach quasi- by the accurate acquisition of clock edge
The really effect of adjustment sampling clock phase, and then guarantee the center for the data that the edge alignment of sampling clock needs to sample, in height
In the case where speed transmission, guarantee the accuracy of data sampling.
Professional should further appreciate that, described in conjunction with the examples disclosed in the embodiments of the present disclosure
Unit and algorithm steps, can be realized with electronic hardware, computer software, or a combination of the two, hard in order to clearly demonstrate
The interchangeability of part and software generally describes each exemplary composition and step according to function in the above description.
These functions are implemented in hardware or software actually, the specific application and design constraint depending on technical solution.
Professional technician can use different methods to achieve the described function each specific application, but this realization
It should not be considered as beyond the scope of the present invention.
The step of method described in conjunction with the examples disclosed in this document or algorithm, can be executed with hardware, processor
The combination of software module or the two is implemented.Software module can be placed in random access memory (RAM), memory, read-only memory
(ROM), electrically programmable ROM, electrically erasable ROM, register, hard disk, moveable magnetic disc, CD-ROM or technical field
In any other form of storage medium well known to interior.
Above-described specific embodiment has carried out further the purpose of the present invention, technical scheme and beneficial effects
It is described in detail, it should be understood that being not intended to limit the present invention the foregoing is merely a specific embodiment of the invention
Protection scope, all within the spirits and principles of the present invention, any modification, equivalent substitution, improvement and etc. done should all include
Within protection scope of the present invention.
Claims (12)
1. a kind of LVDS data reconstruction method, which is characterized in that the described method includes:
The signal clock received is sampled using three clocks simultaneously, three clock frequencies are identical but phase not
Together, respectively the first clock, second clock and third clock；First clock is generated by the signal clock, described
Two clocks and the third clock are as auxiliary sampling clock；
Three clocks according to synchronization judge first clock to the sampled level of the signal clock received
The lifting edge of the signal clock whether received described in；When determining that first clock is in the signal received
The lifting of clock adjusts the phase of first clock after, and connects according to the phase acquisition of first clock adjusted
The data-signal received；
Wherein, sampling electricity of the clock of three outs of phase according to synchronization to the signal clock received
It is flat, judge whether first clock is in the lifting edge of the signal clock received and includes:
Three clocks according to synchronization are three identical numerical value to the sampled level of the signal clock received
Level adjusts the phase of three clocks.
2. the method as described in claim 1, which is characterized in that the phase difference between three clocks is identical.
3. the method as described in claim 1, which is characterized in that the lifting edge is rising edge or failing edge.
4. the method as described in claim 1, which is characterized in that the clock of three outs of phase according to synchronization
To the sampled level of the signal clock received, judge whether first clock is in the signal clock received
Lifting along including:
Three clocks according to synchronization are three different numerical value to the sampled level of the signal clock received
Level determines that first clock is in the lifting edge of the signal clock received.
5. method as claimed in claim 4, which is characterized in that the clock of three outs of phase according to synchronization
To the sampled level of the signal clock received, judge whether first clock is in the signal clock received
Lifting along including:
After the clock delay first time of three outs of phase, then the signal clock received is sampled.
6. method as claimed in claim 5, which is characterized in that the clock of three outs of phase according to synchronization
To the sampled level of the signal clock received, judge whether first clock is in the signal clock received
Lifting along including:
When the sampled level that resampling obtains be two same levels and a varying level, and conform to judgement lifting edge
Trend, it is determined that the first clock is in the lifting edge of the signal clock received.
7. a kind of LVDS data recovery circuit characterized by comprising Selecting phasing state machine, phaselocked loop and three samplings
Clock circuit, three sampling clock generation circuits are the first sample circuit, the second sample circuit and third sample circuit, are given birth to respectively
At the first clock, second clock and third clock, wherein the first clock, second clock be identical with third clock frequency but phase not
Together；
The phaselocked loop exports different phases, the Selecting phasing state machine be three sampling clock generation circuits output when
Clock selects three outs of phase；First clock is generated by signal clock, and the second clock and the third clock are made
To assist sampling clock；
The Selecting phasing state machine controls three sampling clock generation circuits, to use the clock pair of three outs of phase simultaneously
The signal clock received is sampled, and the clock of three outs of phase according to synchronization is to the signal received
The sampled level of clock, judges whether first clock is in the lifting edge of the signal clock received；
After determining that first clock is in the lifting edge of the signal clock received, the Selecting phasing state machine
Adjust the phase of first clock, and the data-signal received according to the phase acquisition of first clock adjusted；
Wherein, the Selecting phasing state machine is in three clocks according to synchronization to the signal clock received
Sampled level is the level of three identical numerical value, adjusts the phase of three clocks.
8. circuit as claimed in claim 7, which is characterized in that the phase difference between three clocks is identical.
9. circuit as claimed in claim 7, which is characterized in that the lifting edge is rising edge or failing edge.
10. circuit as claimed in claim 7, which is characterized in that the Selecting phasing state machine is three according to synchronization
A clock is the level of three different numerical value to the sampled level of the signal clock received, is determined at first clock
In the lifting edge of the signal clock received.
11. circuit as claimed in claim 10, which is characterized in that Selecting phasing state machine to three outs of phase when
Clock was delayed after first time, then sampled to the signal clock received.
12. circuit as claimed in claim 10, which is characterized in that if the sampled level that resampling obtains is two identical
Level and a varying level, and the lifting for conforming to judge, along trend, Selecting phasing state machine determines that the first clock is in institute
State the lifting edge of the signal clock received.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/CN2014/075898 WO2015161431A1 (en) | 2014-04-22 | 2014-04-22 | Lvds data recovering method and circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105264814A CN105264814A (en) | 2016-01-20 |
| CN105264814B true CN105264814B (en) | 2019-03-15 |
Family
ID=54331575
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201480001178.6A Active CN105264814B (en) | 2014-04-22 | 2014-04-22 | LVDS data reconstruction method and circuit |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US9787468B2 (en) |
| CN (1) | CN105264814B (en) |
| WO (1) | WO2015161431A1 (en) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108429549B (en) * | 2017-02-15 | 2020-10-09 | 华为技术有限公司 | Homologous time sequence self-adaption method, device and chip |
| CN110072124B (en) * | 2018-01-24 | 2020-08-04 | 杭州海康威视数字技术股份有限公司 | Method and device for compounding video signals and electronic equipment |
| CN109309637B (en) * | 2018-10-08 | 2021-06-04 | 惠科股份有限公司 | Data storage method, device and storage medium for transmission signals |
| TWI699989B (en) * | 2019-07-22 | 2020-07-21 | 創意電子股份有限公司 | Clock data recovery device and method |
| CN111600784B (en) * | 2019-07-26 | 2022-06-28 | 新华三技术有限公司 | Data processing method, network equipment, main control board and logic chip |
| CN110502066B (en) * | 2019-08-15 | 2021-03-02 | Oppo广东移动通信有限公司 | Clock switching device and method and electronic equipment |
| CN113364738B (en) * | 2021-05-08 | 2022-09-02 | 武汉中元华电科技股份有限公司 | High-speed FT3 message dynamic self-adaptive receiving method and system based on low-speed clock |
| CN115100998B (en) * | 2022-08-24 | 2022-11-15 | 成都利普芯微电子有限公司 | Drive circuit, drive IC, drive equipment and display equipment |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI250484B (en) * | 2004-06-18 | 2006-03-01 | Univ Nat Sun Yat Sen | Low voltage differential signal clock data recovery device and method thereof |
| CN101222457A (en) * | 2007-01-12 | 2008-07-16 | 三星电子株式会社 | Method and apparatus for serial communication using clock-embedded signals |
| CN101540158A (en) * | 2008-03-20 | 2009-09-23 | 安纳帕斯股份有限公司 | Apparatus and method for transmitting data with clock information |
| CN101777299A (en) * | 2008-12-30 | 2010-07-14 | 东部高科股份有限公司 | Apparatus and method for receiving data |
| CN101783106A (en) * | 2008-12-30 | 2010-07-21 | 东部高科股份有限公司 | Display device and low voltage differential signal receiving method of the same |
| CN103147745A (en) * | 2013-02-22 | 2013-06-12 | 电子科技大学 | Three dimensional sonic logging data high-speed transmission device based on LVDS technology |
| CN103258511A (en) * | 2012-02-20 | 2013-08-21 | 乐金显示有限公司 | Timing controller and liquid crystal display device comprising same |
| CN103326808A (en) * | 2012-03-21 | 2013-09-25 | 浙江大华技术股份有限公司 | Method, device and system for data transmission |
Family Cites Families (62)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2539372B2 (en) * | 1986-02-07 | 1996-10-02 | 株式会社日立製作所 | Phase modulation signal demodulation method |
| US5175544A (en) * | 1990-04-27 | 1992-12-29 | Veda Systems Incorporated | Digitally controlled bit synchronizer |
| US5477257A (en) * | 1991-11-11 | 1995-12-19 | Matsushita Electric Industrial Co., Ltd. | Image forming method and apparatus using rotated screen with pulse width modulation |
| JPH07307764A (en) * | 1994-03-18 | 1995-11-21 | Fujitsu Ltd | Data identification circuit used for optical parallel receiver, optical parallel receiver, optical parallel transmitter and terminal structure of optical transmission fiber |
| EP0935386B1 (en) * | 1997-05-27 | 2004-11-17 | Seiko Epson Corporation | Image processor and integrated circuit for the same |
| US20020015247A1 (en) * | 1997-07-02 | 2002-02-07 | David S. Rosky | High resolution wide range write precompensation |
| US6262611B1 (en) * | 1999-06-24 | 2001-07-17 | Nec Corporation | High-speed data receiving circuit and method |
| US7088795B1 (en) * | 1999-11-03 | 2006-08-08 | Pulse-Link, Inc. | Ultra wide band base band receiver |
| JP2001168848A (en) * | 1999-12-07 | 2001-06-22 | Mitsubishi Electric Corp | Digital synchronization circuit |
| JP4371511B2 (en) * | 1999-12-17 | 2009-11-25 | 三菱電機株式会社 | Digital synchronization circuit |
| US20020097682A1 (en) * | 2000-06-02 | 2002-07-25 | Enam Syed K. | Low frequency loop-back in a high speed optical transceiver |
| JP3622685B2 (en) * | 2000-10-19 | 2005-02-23 | セイコーエプソン株式会社 | Sampling clock generation circuit, data transfer control device, and electronic device |
| JP3624848B2 (en) * | 2000-10-19 | 2005-03-02 | セイコーエプソン株式会社 | Clock generation circuit, data transfer control device, and electronic device |
| JP3485106B2 (en) * | 2001-05-11 | 2004-01-13 | セイコーエプソン株式会社 | Integrated circuit device |
| JP2003134096A (en) * | 2001-10-29 | 2003-05-09 | Toshiba Corp | Data extraction circuit |
| US7190754B1 (en) * | 2001-12-24 | 2007-03-13 | Rambus Inc. | Transceiver with selectable data rate |
| JP2003258781A (en) * | 2002-02-27 | 2003-09-12 | Toshiba Corp | Clock generation circuit and data extraction circuit using the same |
| TWI248259B (en) * | 2002-10-10 | 2006-01-21 | Mstar Semiconductor Inc | Apparatus for generating quadrature phase signals and data recovery circuit using the same |
| US6999547B2 (en) * | 2002-11-25 | 2006-02-14 | International Business Machines Corporation | Delay-lock-loop with improved accuracy and range |
| KR100574938B1 (en) * | 2003-02-20 | 2006-04-28 | 삼성전자주식회사 | Data recovery apparatus and method of decreasing data recovery error in high speed serial link |
| US7397848B2 (en) * | 2003-04-09 | 2008-07-08 | Rambus Inc. | Partial response receiver |
| US7301996B1 (en) * | 2003-05-28 | 2007-11-27 | Lattice Semiconductor Corporation | Skew cancellation for source synchronous clock and data signals |
| JP4613483B2 (en) * | 2003-09-04 | 2011-01-19 | 日本電気株式会社 | Integrated circuit |
| US6922082B2 (en) * | 2003-09-30 | 2005-07-26 | Intel Corporation | Select logic for low voltage swing circuits |
| US6980042B2 (en) * | 2004-04-05 | 2005-12-27 | Micron Technology, Inc. | Delay line synchronizer apparatus and method |
| US7038510B2 (en) * | 2004-07-02 | 2006-05-02 | Broadcom Corporation | Phase adjustment method and circuit for DLL-based serial data link transceivers |
| US20060062341A1 (en) * | 2004-09-20 | 2006-03-23 | Edmondson John H | Fast-lock clock-data recovery system |
| US7817767B2 (en) * | 2004-12-23 | 2010-10-19 | Rambus Inc. | Processor-controlled clock-data recovery |
| TWI278735B (en) * | 2005-03-21 | 2007-04-11 | Realtek Semiconductor Corp | Multi-phase clock generator and method thereof |
| US7681063B2 (en) * | 2005-03-30 | 2010-03-16 | Infineon Technologies Ag | Clock data recovery circuit with circuit loop disablement |
| JP4607666B2 (en) * | 2005-05-31 | 2011-01-05 | 株式会社東芝 | Data sampling circuit and semiconductor integrated circuit |
| DE102005033270B4 (en) * | 2005-07-15 | 2007-11-29 | Texas Instruments Deutschland Gmbh | Digital logic unit |
| KR100656370B1 (en) * | 2005-12-05 | 2006-12-11 | 한국전자통신연구원 | Method and apparatus for retiming data using phase interpolated clock |
| KR100915387B1 (en) * | 2006-06-22 | 2009-09-03 | 삼성전자주식회사 | Method and Apparatus for compensating skew between data signal and clock signal in parallel interface |
| US7672417B2 (en) * | 2006-08-31 | 2010-03-02 | Montage Technology Group Limited | Clock and data recovery |
| US7844021B2 (en) * | 2006-09-28 | 2010-11-30 | Agere Systems Inc. | Method and apparatus for clock skew calibration in a clock and data recovery system using multiphase sampling |
| JP4774005B2 (en) * | 2007-04-11 | 2011-09-14 | ザインエレクトロニクス株式会社 | Receiver |
| JP5135009B2 (en) * | 2008-03-13 | 2013-01-30 | 株式会社日立製作所 | Clock data recovery circuit |
| JP5243877B2 (en) * | 2008-08-04 | 2013-07-24 | ルネサスエレクトロニクス株式会社 | Communication device |
| TWI358906B (en) * | 2008-08-15 | 2012-02-21 | Ind Tech Res Inst | Burst-mode clock and data recovery circuit using p |
| KR20100056156A (en) * | 2008-11-19 | 2010-05-27 | 삼성전자주식회사 | Phase locked loop circuit, method of operating phase locked loop circuit, and semiconductor memory device including phase locked loop circuit |
| KR101006088B1 (en) * | 2009-06-04 | 2011-01-06 | 주식회사 하이닉스반도체 | Semiconductor memory apparatus for guaranteeing reliability of data transmission and semiconductor system having the same |
| JP5478950B2 (en) * | 2009-06-15 | 2014-04-23 | ルネサスエレクトロニクス株式会社 | Semiconductor device and data processing system |
| US8699647B2 (en) * | 2009-06-23 | 2014-04-15 | Intel Mobile Communications GmbH | Fast phase alignment for clock and data recovery |
| US9467278B2 (en) * | 2011-04-29 | 2016-10-11 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Methods and apparatus for trimming of CDR clock buffer using phase shift of transmit data |
| CN102594338B (en) * | 2012-02-16 | 2014-01-01 | 中国电子科技集团公司第五十八研究所 | Counter control type delay-locked loop circuit with mistaken locking correction mechanism |
| US8836394B2 (en) * | 2012-03-26 | 2014-09-16 | Rambus Inc. | Method and apparatus for source-synchronous signaling |
| US8674736B2 (en) * | 2012-07-31 | 2014-03-18 | Fujitsu Limited | Clock synchronization circuit |
| TWI489782B (en) * | 2012-10-30 | 2015-06-21 | Realtek Semiconductor Corp | Phase calibration device and phasecalibration method |
| US9106230B1 (en) * | 2013-03-14 | 2015-08-11 | Altera Corporation | Input-output circuitry for integrated circuits |
| US9401189B1 (en) * | 2013-03-15 | 2016-07-26 | Altera Corporation | Methods and apparatus for performing runtime data eye monitoring and continuous data strobe calibration |
| US9876501B2 (en) * | 2013-05-21 | 2018-01-23 | Mediatek Inc. | Switching power amplifier and method for controlling the switching power amplifier |
| US9335372B2 (en) * | 2013-06-21 | 2016-05-10 | Micron Technology, Inc. | Apparatus and methods for delay line testing |
| CN103354493B (en) * | 2013-06-26 | 2016-06-29 | 华为技术有限公司 | A kind of clock recovery circuitry, photoreceiver and passive optical network equipment |
| KR102038831B1 (en) * | 2013-07-05 | 2019-11-26 | 에스케이하이닉스 주식회사 | Transmitter, receiver and system including the same |
| US9112655B1 (en) * | 2013-07-30 | 2015-08-18 | Altera Corporation | Clock data recovery circuitry with programmable clock phase selection |
| US10129016B2 (en) * | 2013-11-18 | 2018-11-13 | Finisar Corporation | Data serializer |
| US9319050B1 (en) * | 2014-02-13 | 2016-04-19 | Keysight Technologies, Inc. | Multiple synchronizable signal generators using a single field programmable gate array |
| TWI519119B (en) * | 2014-04-17 | 2016-01-21 | 創意電子股份有限公司 | Clock data recovery circuit and method |
| TWI532327B (en) * | 2014-09-17 | 2016-05-01 | 國立交通大學 | Phase detecting device and clock data recovery circuit embedded decision feedback equalizer |
| TWI535213B (en) * | 2014-10-15 | 2016-05-21 | 創意電子股份有限公司 | Clock and data recovery circuit and method |
| US9369263B1 (en) * | 2015-06-30 | 2016-06-14 | International Business Machines Corporation | Calibration of sampling phase and aperature errors in multi-phase sampling systems |
-
2014
- 2014-04-22 US US14/405,044 patent/US9787468B2/en active Active
- 2014-04-22 CN CN201480001178.6A patent/CN105264814B/en active Active
- 2014-04-22 WO PCT/CN2014/075898 patent/WO2015161431A1/en active Application Filing
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI250484B (en) * | 2004-06-18 | 2006-03-01 | Univ Nat Sun Yat Sen | Low voltage differential signal clock data recovery device and method thereof |
| CN101222457A (en) * | 2007-01-12 | 2008-07-16 | 三星电子株式会社 | Method and apparatus for serial communication using clock-embedded signals |
| CN101540158A (en) * | 2008-03-20 | 2009-09-23 | 安纳帕斯股份有限公司 | Apparatus and method for transmitting data with clock information |
| CN101777299A (en) * | 2008-12-30 | 2010-07-14 | 东部高科股份有限公司 | Apparatus and method for receiving data |
| CN101783106A (en) * | 2008-12-30 | 2010-07-21 | 东部高科股份有限公司 | Display device and low voltage differential signal receiving method of the same |
| CN103258511A (en) * | 2012-02-20 | 2013-08-21 | 乐金显示有限公司 | Timing controller and liquid crystal display device comprising same |
| CN103326808A (en) * | 2012-03-21 | 2013-09-25 | 浙江大华技术股份有限公司 | Method, device and system for data transmission |
| CN103147745A (en) * | 2013-02-22 | 2013-06-12 | 电子科技大学 | Three dimensional sonic logging data high-speed transmission device based on LVDS technology |
Also Published As
| Publication number | Publication date |
|---|---|
| US20160285619A1 (en) | 2016-09-29 |
| US9787468B2 (en) | 2017-10-10 |
| WO2015161431A1 (en) | 2015-10-29 |
| CN105264814A (en) | 2016-01-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105264814B (en) | LVDS data reconstruction method and circuit | |
| US10965290B2 (en) | Phase rotation circuit for eye scope measurements | |
| US9209966B1 (en) | Clock recovery circuit | |
| US7321248B2 (en) | Phase adjustment method and circuit for DLL-based serial data link transceivers | |
| US8582391B2 (en) | Adjusting clock error across a circuit interface | |
| KR100913400B1 (en) | Serial transmitter and receiver, and communication method thereof | |
| EP3704696B1 (en) | Clock data recovery in multilane data receiver | |
| US8427219B1 (en) | Clock generator and a method of generating a clock signal | |
| JP2010509817A (en) | Apparatus, phase-locked loop system, and method for operating phase-locked loop | |
| CN104052469A (en) | Biased bang-bang phase detector for clock and data recovery | |
| KR20140125430A (en) | RESETTABLE VOLTAGE CONTROLLED OSCILLATORS (VCOs) FOR CLOCK AND DATA RECOVERY (CDR) CIRCUITS, AND RELATED SYSTEMS AND METHODS | |
| US7499511B2 (en) | Clock recovery systems and methods for adjusting phase offset according to data frequency | |
| US10243571B2 (en) | Source-synchronous receiver using edge-detection clock recovery | |
| US7561653B2 (en) | Method and apparatus for automatic clock alignment | |
| US7057418B1 (en) | High speed linear half-rate phase detector | |
| KR102421295B1 (en) | Dynamic Weighted Exclusive OR Gate with Weighted Output Segments for Phase Detection and Phase Interpolation | |
| Min et al. | A 1.62/2.7 Gbps clock and data recovery with pattern based frequency detector for DisplayPort | |
| US8289061B2 (en) | Technique to reduce clock recovery amplitude modulation in high-speed serial transceiver | |
| US8269533B2 (en) | Digital phase-locked loop | |
| CN108055036B (en) | Loop bandwidth adjusting method and device of clock data recovery circuit | |
| Song et al. | Clock-and data-recovery circuit with independently controlled eye-tracking loop for high-speed graphic DRAMs | |
| Lin et al. | A novel 1.2 Gbps LVDS receiver for multi-channel applications | |
| Lee et al. | A fully digital clock and data recovery with fast frequency offset acquisition technique for MIPI LLI applications | |
| KR20150101860A (en) | Clock and data recovery circuit, and method for recovering clock and data |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |