CN105187189A - Method and circuit for switching 0.5-order mixed-type and chain-type fractional order integrals - Google Patents

Method and circuit for switching 0.5-order mixed-type and chain-type fractional order integrals Download PDF

Info

Publication number
CN105187189A
CN105187189A CN201510512614.2A CN201510512614A CN105187189A CN 105187189 A CN105187189 A CN 105187189A CN 201510512614 A CN201510512614 A CN 201510512614A CN 105187189 A CN105187189 A CN 105187189A
Authority
CN
China
Prior art keywords
electric capacity
resistance
fractional order
order integration
rank
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
CN201510512614.2A
Other languages
Chinese (zh)
Inventor
王忠林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CN201510512614.2A priority Critical patent/CN105187189A/en
Priority to PCT/CN2015/000751 priority patent/WO2017027993A1/en
Publication of CN105187189A publication Critical patent/CN105187189A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Analogue/Digital Conversion (AREA)
  • Measurement Of Resistance Or Impedance (AREA)

Abstract

The invention provides a method and circuit for switching 0.5-order mixed-type and chain-type fractional order integrals. A mixed-type 0.5-order fractional order integral and a 0.5-order chain-type fractional order integral are subjected to selective control output through a one-in-two analog switch; when a control signal of the analog switch is high in level, the mixed-type 0.5-order fractional order integral is selected and output; when the control signal of the analog switch is low in level, the chain-type fractional order integral is selected and output; or, when the control signal of the analog switch is low in level, the mixed-type 0.5-order fractional order integral is selected and output; and, when the control signal of the analog switch is high in level, the chain-type fractional order integral is selected and output. By adopting the one-in-two analog switch, automatic switch of a 0.5-order mixed-type fractional order integral circuit and a 0.5-order chain-type fractional order integral circuit is realized; therefore, when the 0.5-order fractional order integral circuits are used in secret communication, the complexity of the 0.5-order fractional order integrals is increased; the decoding difficulty is increased; and the communication safety is easily realized.

Description

A kind of 0.5 rank mixed type and chain type fractional order integration changing method and circuit
Technical field
The present invention relates to a kind of 0.5 rank fractional order integration changing method and circuit, particularly a kind of 0.5 rank mixed type and chain type fractional order integration changing method and circuit.
Background technology
The structure realizing 0.5 rank fractional order integration circuit mainly contains mixed type fractional order integration form, chain type fractional order integration form and T-shaped fractional order integration form, these the three kinds structures realizing 0.5 rank fractional order integration circuit are all made up of three partial ohmic and electric capacity, utilize above-mentioned three kinds of versions realize fractional order integration circuit Method and circuits oneself have report, but utilize the method switched between 0.5 multi-form rank fractional order integration circuit to realize 0.5 rank fractional order integration circuit have not been reported, the invention provides one and realize 0.5 rank mixed type and chain type fractional order integration changing method and circuit.
Summary of the invention
The technical problem to be solved in the present invention is to provide a kind of 0.5 rank mixed type fractional order integration and chain type fractional order integration changing method and circuit, and the present invention adopts following technological means to realize goal of the invention:
1, a kind of 0.5 rank mixed type and chain type fractional order integration changing method, it is characterized in that being: a kind of mixed type 0.5 rank fractional order integration and a kind of 0.5 rank chain type fractional order integration carry out selection by alternative analog switch device and control to export, when the control signal of analog switch device is high level, mixed type 0.5 rank fractional order integration is selected to export, when the control signal of analog switch device is low level, chain type fractional order integration is selected to export, or, when the control signal of analog switch device is low level, mixed type 0.5 rank fractional order integration is selected to export, when the control signal of analog switch device is high level, chain type fractional order integration is selected to export.
2, a kind of 0.5 rank mixed type and chain type fractional order integration commutation circuit, it is characterized in that: described a kind of 0.5 rank mixed type and chain type fractional order integration commutation circuit are made up of 0.5 rank mixed type fractional order integration circuit and 0.5 rank chain type fractional order integration circuit and alternative analog switch U0 tri-part, described 0.5 rank mixed type fractional order integration circuit is made up of six parts, wherein resistance Rhx is in parallel with electric capacity Chx, form Part I, Part I is in parallel with electric capacity Chy again after connecting with resistance Rhy, form Part II, front two parts are in parallel with electric capacity Chz again after connecting with resistance Rhz, form Part III, first three part is in parallel with electric capacity Chw again after connecting with resistance Rhw, form Part IV, front four parts are in parallel with electric capacity Chu again after connecting with resistance Rhu, form Part V, the first five part is in parallel with electric capacity Chv again after connecting with resistance Rhv, form Part VI, output pin HA connects Part I, output pin HB connects Part VI, described 0.5 rank chain type fractional order integration circuit is made up of six parts, wherein resistance RLx is in parallel with electric capacity CLx, form Part I, resistance RLy is in parallel with electric capacity CLy, form Part II, Part II is connected with Part I, resistance RLz is in parallel with electric capacity CLz, form Part III, Part III is connected with front two parts, resistance RLw is in parallel with electric capacity CLw, form Part IV, Part IV is connected with first three part, resistance RLu is in parallel with electric capacity CLu, form Part V, Part V is connected with front four parts, resistance RLv is in parallel with electric capacity CLv, form Part VI, Part VI is connected with the first five part, resistance output pin LA connects Part I, output pin LB connects Part VI, the output pin HB of described 0.5 rank mixed type fractional order integration circuit connects the SB pin of described alternative analog switch U0, the output pin LB of described 0.5 rank chain type fractional order integration circuit connects the SA pin of described alternative analog switch U0, the output pin D of described alternative analog switch U0 is as the output of 0.5 rank mixed type and chain type fractional order integration commutation circuit, the control pin IN of alternative analog switch U0 is as the control of 0.5 rank mixed type and chain type fractional order integration commutation circuit, the output pin HA of described 0.5 rank mixed type fractional order integration circuit and the output pin LA of described 0.5 rank chain type fractional order integration circuit is respectively as the input pin of 0.5 rank mixed type and chain type fractional order integration commutation circuit, described alternative analog switch U0 adopts ADG884, described resistance Rhx=4.045M, described potentiometer Rhx1=5K, described resistance Rhx2=2M, Rhx3=2M, Rhx4=20K, Rhx5=20K, described electric capacity Chx=9.7780uF, described electric capacity Chx1=4.7uF, Chx2=4.7uF, Chx3=330nF, Chx4=47nF, described resistance Rhy=3.369M, described potentiometer Rhy1=2.9K, described resistance Rhy2=3.3M, Rhy3=51K, Rhy4=10K, Rhy5=5.1K, described electric capacity Chy=2.694uF, described electric capacity Chy1=2.2uF, Chy2=470nF, Chy3=22nF, Chy4=2.2nF, described resistance Rhz=1.545M, described potentiometer Rhz1=5K and described resistance Rhz2=1M, Rhz3=500K, Rhz4=20K, Rhz5=20K, described electric capacity Chz=1.015uF, described electric capacity Chz1=1uF, Chz2=10nF, Chz3=4.7nF, Chz4=0.33nF, described resistance Rhw=0.6346M, described potentiometer Rhw1=4.6K and described resistance Rhw2=500K, Rhw3=100K, Rhw4=20K, Rhw5=10K, described electric capacity Chw=0.4088uF, described electric capacity Chw1=330nF, Chw2=68nF, Chw3=10nF, Chw4 are unsettled, described resistance Rhu=0.2669M, described potentiometer Rhu1=0.8K and described resistance Rhu2=200K, Rhu3=51K, Rhu4=10K, Rhu5=5.1K, described electric capacity Chu=183.6nF, described electric capacity Chu1=100nF, Chu2=47nF, Chu3=22nF, Chu4=10nF, described resistance Rhv=0.1398M, described potentiometer Rhv1=4.7K and described resistance Rhv2=100K, Rhv3=20K, Rhv4=10K, Rhv5=5.1K, described electric capacity Chv=63.1nF, described electric capacity Chv1=33nF, Chv2=22nF, Chv3=4.7nF, Chv4=3.3nF, described resistance RLx=6.824M, described potentiometer RLx1=5.1K and described resistance RLx2=3.3M, RLx3=3.3M, RLx4=200K, RLx5=20K, described electric capacity CLx=9.246uF, described electric capacity CLx1=4.7uF, CLx2=2.2uF, CLx3=2.2uF, CLx4=100nF, described resistance RLy=1.944M, described potentiometer RLy1=1.5M and described resistance RLy2=200K, RLy3=200K, RLy4=20K, RLy5=20K, described electric capacity CLy=5.145uF, described electric capacity CLy1=4.7uF, CLy2=330nF, CLy3=100nF, CLy4=10nF, described resistance RLz=0.744M, described potentiometer RLz1=5.1K and described resistance RLz2=0.5M, RLz3=200K, RLz4=20K, RLz5=20K, described electric capacity CLz=2.129uF, described electric capacity CLz1=1uF, CLz2=1uF, CLz3=100nF, CLz4=33nF, described resistance RLw=0.296M, described potentiometer RLw1=5.1K and described resistance RLw2=200K, RLw3=51K, RLw4=20K, RLw5=20K, described electric capacity CLw=0.848uF, described electric capacity CLw1=470nF, CLw2=330nF, CLw3=47nF, CLw4 are unsettled, described resistance RLu=0.123M, described potentiometer RLu1=100K and described resistance RLu2=20K, RLu3=2K, RLu4=1K, RLu5=0K, described electric capacity CLu=0.324uF, described electric capacity CLu1=200nF, CLu2=100nF, CLu3=2.2nF, CLu4=2.2nF, described resistance RLv=0.068M, described potentiometer RLv1=5.1K and described resistance RLv2=51K, RLv3=10K, RLv4=2K, RLv5=0K, described electric capacity CLv=0.925uF, described electric capacity CLv1=220nF, CLv2=220nF, CLv3=470nF, CLv4=10nF.
Useful fruit of the present invention is: the analog switch adopting alternative, achieve the automatic switchover of 0.5 rank mixed type fractional order integration circuit and 0.5 rank chain type fractional order integration circuit, make 0.5 rank fractional order integration circuit in secure communication time, improve the complexity of 0.5 rank fractional order integration, add the difficulty of decoding, be conducive to the fail safe communicated.
Accompanying drawing explanation
Fig. 1 is the inner actual connection layout of mixed type of the present invention and chain type fractional order integration commutation circuit.
Fig. 2 is mixed type of the present invention and the actual connection layout of chain type fractional order integration commutation circuit 0.5 rank Mixed Integro circuit.
Fig. 3 is mixed type of the present invention and the actual connection layout of chain type fractional order integration commutation circuit 0.5 rank chain type integrating circuit.
Fig. 4 is mixed type of the present invention and chain type fractional order integration commutation circuit schematic diagram.
Fig. 5 is the circuit connection structure schematic diagram of the preferred embodiment of the present invention.
Fig. 6, Fig. 7 and Fig. 8 are the actual connection layout of circuit of the present invention.
Embodiment
Below in conjunction with accompanying drawing and preferred embodiment, the present invention is further described in detail, see Fig. 1-Fig. 8.
1, a kind of 0.5 rank mixed type and chain type fractional order integration changing method, it is characterized in that being: a kind of mixed type 0.5 rank fractional order integration and a kind of 0.5 rank chain type fractional order integration carry out selection by alternative analog switch device and control to export, when the control signal of analog switch device is high level, mixed type 0.5 rank fractional order integration is selected to export, when the control signal of analog switch device is low level, chain type fractional order integration is selected to export, or, when the control signal of analog switch device is low level, mixed type 0.5 rank fractional order integration is selected to export, when the control signal of analog switch device is high level, chain type fractional order integration is selected to export.
2, a kind of 0.5 rank mixed type and chain type fractional order integration commutation circuit, it is characterized in that: described a kind of 0.5 rank mixed type and chain type fractional order integration commutation circuit are made up of 0.5 rank mixed type fractional order integration circuit and 0.5 rank chain type fractional order integration circuit and alternative analog switch U0 tri-part, described 0.5 rank mixed type fractional order integration circuit is made up of six parts, wherein resistance Rhx is in parallel with electric capacity Chx, form Part I, Part I is in parallel with electric capacity Chy again after connecting with resistance Rhy, form Part II, front two parts are in parallel with electric capacity Chz again after connecting with resistance Rhz, form Part III, first three part is in parallel with electric capacity Chw again after connecting with resistance Rhw, form Part IV, front four parts are in parallel with electric capacity Chu again after connecting with resistance Rhu, form Part V, the first five part is in parallel with electric capacity Chv again after connecting with resistance Rhv, form Part VI, output pin HA connects Part I, output pin HB connects Part VI, described 0.5 rank chain type fractional order integration circuit is made up of six parts, wherein resistance RLx is in parallel with electric capacity CLx, form Part I, resistance RLy is in parallel with electric capacity CLy, form Part II, Part II is connected with Part I, resistance RLz is in parallel with electric capacity CLz, form Part III, Part III is connected with front two parts, resistance RLw is in parallel with electric capacity CLw, form Part IV, Part IV is connected with first three part, resistance RLu is in parallel with electric capacity CLu, form Part V, Part V is connected with front four parts, resistance RLv is in parallel with electric capacity CLv, form Part VI, Part VI is connected with the first five part, resistance output pin LA connects Part I, output pin LB connects Part VI, the output pin HB of described 0.5 rank mixed type fractional order integration circuit connects the SB pin of described alternative analog switch U0, the output pin LB of described 0.5 rank chain type fractional order integration circuit connects the SA pin of described alternative analog switch U0, the output pin D of described alternative analog switch U0 is as the output of 0.5 rank mixed type and chain type fractional order integration commutation circuit, the control pin IN of alternative analog switch U0 is as the control of 0.5 rank mixed type and chain type fractional order integration commutation circuit, the output pin HA of described 0.5 rank mixed type fractional order integration circuit and the output pin LA of described 0.5 rank chain type fractional order integration circuit is respectively as the input pin of 0.5 rank mixed type and chain type fractional order integration commutation circuit, described alternative analog switch U0 adopts ADG884, described resistance Rhx=4.045M, described potentiometer Rhx1=5K, described resistance Rhx2=2M, Rhx3=2M, Rhx4=20K, Rhx5=20K, described electric capacity Chx=9.7780uF, described electric capacity Chx1=4.7uF, Chx2=4.7uF, Chx3=330nF, Chx4=47nF, described resistance Rhy=3.369M, described potentiometer Rhy1=2.9K, described resistance Rhy2=3.3M, Rhy3=51K, Rhy4=10K, Rhy5=5.1K, described electric capacity Chy=2.694uF, described electric capacity Chy1=2.2uF, Chy2=470nF, Chy3=22nF, Chy4=2.2nF, described resistance Rhz=1.545M, described potentiometer Rhz1=5K and described resistance Rhz2=1M, Rhz3=500K, Rhz4=20K, Rhz5=20K, described electric capacity Chz=1.015uF, described electric capacity Chz1=1uF, Chz2=10nF, Chz3=4.7nF, Chz4=0.33nF, described resistance Rhw=0.6346M, described potentiometer Rhw1=4.6K and described resistance Rhw2=500K, Rhw3=100K, Rhw4=20K, Rhw5=10K, described electric capacity Chw=0.4088uF, described electric capacity Chw1=330nF, Chw2=68nF, Chw3=10nF, Chw4 are unsettled, described resistance Rhu=0.2669M, described potentiometer Rhu1=0.8K and described resistance Rhu2=200K, Rhu3=51K, Rhu4=10K, Rhu5=5.1K, described electric capacity Chu=183.6nF, described electric capacity Chu1=100nF, Chu2=47nF, Chu3=22nF, Chu4=10nF, described resistance Rhv=0.1398M, described potentiometer Rhv1=4.7K and described resistance Rhv2=100K, Rhv3=20K, Rhv4=10K, Rhv5=5.1K, described electric capacity Chv=63.1nF, described electric capacity Chv1=33nF, Chv2=22nF, Chv3=4.7nF, Chv4=3.3nF, described resistance RLx=6.824M, described potentiometer RLx1=5.1K and described resistance RLx2=3.3M, RLx3=3.3M, RLx4=200K, RLx5=20K, described electric capacity CLx=9.246uF, described electric capacity CLx1=4.7uF, CLx2=2.2uF, CLx3=2.2uF, CLx4=100nF, described resistance RLy=1.944M, described potentiometer RLy1=1.5M and described resistance RLy2=200K, RLy3=200K, RLy4=20K, RLy5=20K, described electric capacity CLy=5.145uF, described electric capacity CLy1=4.7uF, CLy2=330nF, CLy3=100nF, CLy4=10nF, described resistance RLz=0.744M, described potentiometer RLz1=5.1K and described resistance RLz2=0.5M, RLz3=200K, RLz4=20K, RLz5=20K, described electric capacity CLz=2.129uF, described electric capacity CLz1=1uF, CLz2=1uF, CLz3=100nF, CLz4=33nF, described resistance RLw=0.296M, described potentiometer RLw1=5.1K and described resistance RLw2=200K, RLw3=51K, RLw4=20K, RLw5=20K, described electric capacity CLw=0.848uF, described electric capacity CLw1=470nF, CLw2=330nF, CLw3=47nF, CLw4 are unsettled, described resistance RLu=0.123M, described potentiometer RLu1=100K and described resistance RLu2=20K, RLu3=2K, RLu4=1K, RLu5=0K, described electric capacity CLu=0.324uF, described electric capacity CLu1=200nF, CLu2=100nF, CLu3=2.2nF, CLu4=2.2nF, described resistance RLv=0.068M, described potentiometer RLv1=5.1K and described resistance RLv2=51K, RLv3=10K, RLv4=2K, RLv5=0K, described electric capacity CLv=0.925uF, described electric capacity CLv1=220nF, CLv2=220nF, CLv3=470nF, CLv4=10nF.
3, based on the Lorenz chaos system circuit of 0.5 rank mixed type and chain type fractional order integration commutation circuit, it is characterized in that:
(1) Lorenz chaos system i is:
d x d t = a ( y - x ) d y d t = c x - y - xz d z d t = x y - b z i a = 10 , b = 8 / 3 , c = 28
(2) 0.5 rank Lorenz chaos system ii are:
d α x dt α = a ( y - x ) d α y dt α = cx - y - x z d α z dt α = x y - b z i i a = 10 , b = 8 / 3 , c = 20 , α = 0.5
(3) according to 0.5 rank Lorenz chaos system ii constructing analog circuit, utilize operational amplifier U1, operational amplifier U2 and resistance and 0.5 rank mixed type and chain type fractional order integration commutation circuit U5, 0.5 rank mixed type and chain type fractional order integration commutation circuit U6, 0.5 rank mixed type and chain type fractional order integration commutation circuit U7 form anti-phase adder and anti-phase 0.5 rank integrator, multiplier U3 and multiplier U4 is utilized to realize multiplying, operational amplifier U8 is utilized to realize comparator, described operational amplifier U1, operational amplifier U2 and operational amplifier U8 adopts LF347N, described multiplier U3 and multiplier U4 adopts AD633JN,
Described operational amplifier U1 concatenation operation amplifier U8, multiplier U3, multiplier U4 and 0.5 rank mixed type and chain type fractional order integration commutation circuit U5, 0.5 rank mixed type and chain type fractional order integration commutation circuit U6, described operational amplifier U2 connects multiplier U3, multiplier U4 and 0.5 rank mixed type and chain type fractional order integration commutation circuit U7, described multiplier U3 concatenation operation amplifier U1, described multiplier U4 concatenation operation amplifier U2, described operational amplifier U8 connects 0.5 rank mixed type and chain type fractional order integration commutation circuit U5, 0.5 rank mixed type and chain type fractional order integration commutation circuit U6 and 0.5 rank mixed type and chain type fractional order integration commutation circuit U7,
1st pin of described operational amplifier U1 is connected by the 6th pin of resistance R7 and U1, 2nd pin is connected with the 1st pin by resistance R6, 3rd, 5, 10, 12 pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 6th pin connects HA pin and the LA pin of 0.5 rank mixed type and chain type fractional order integration commutation circuit U6, 7th pin connects and exports y, connected with the 13rd pin by resistance R1, connected with the 6th pin by resistance R8, connect the D pin of 0.5 rank mixed type and chain type fractional order integration commutation circuit U6, connect the 3rd pin of multiplier U4, 8th pin connects and exports x, connected with the 9th pin by resistance R4, connected with the 2nd pin by resistance R5, connect the 1st pin of multiplier U3, connect the 1st pin of multiplier U4, connect the D pin of 0.5 rank mixed type and chain type fractional order integration commutation circuit U5, 9th pin connects HA pin and the LA pin of 0.5 rank mixed type and chain type fractional order integration commutation circuit U5, 13rd pin is connected with the 14th pin by resistance R2, 14th pin is connected with the 9th pin by resistance R3,
Described operational amplifier U2 the 1st, 2,6,7 pins are unsettled, 3rd, 5,10,12 pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 8th pin exports z, connected with the 9th pin by resistance R12, connect the 3rd pin of multiplier U3, connect the D pin of 0.5 rank mixed type and chain type fractional order integration commutation circuit U7,9th pin connects HA pin and the LA pin of 0.5 rank mixed type and chain type fractional order integration commutation circuit U7,13rd pin connects the 14th pin by resistance R10, and the 14th pin connects the 9th pin by resistance R13;
1st pin of described operational amplifier U8 connects the IN pin of 0.5 rank mixed type and chain type fractional order integration commutation circuit U5 by resistance R14, by resistance R14 and resistance R15 ground connection, 2nd, 6, 9, 12 pin ground connection, 4th pin meets VCC, 11st pin meets VEE, 7th pin connects the IN pin of 0.5 rank mixed type and chain type fractional order integration commutation circuit U6 by resistance R16, by resistance R16 and resistance R17 ground connection, 8th pin connects the IN pin of 0.5 rank mixed type and chain type fractional order integration commutation circuit U7 by resistance R18, by resistance R18 and resistance R19 ground connection, 13rd pin and the 14th pin unsettled,
1st pin of described multiplier U3 connects the 8th pin of U1, and the 3rd pin connects the 8th pin of U2, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin connects U1 the 6th pin by resistance R9, and the 8th pin meets VCC;
1st pin of described multiplier U4 connects the 8th pin of U1, and the 3rd pin connects the 7th pin of U1, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, and the 7th pin connects U2 the 13rd pin by resistance R11, and the 8th pin meets VCC.
HA and the LA pin of described 0.5 rank mixed type and chain type fractional order integration commutation circuit U5 connects the 9th pin of operational amplifier U1, and D pin connects the 8th pin of operational amplifier U1;
HA and the LA pin of described 0.5 rank mixed type and chain type fractional order integration commutation circuit U6 connects the 6th pin of operational amplifier U1, and D pin connects the 7th pin of operational amplifier U1;
HA and the LA pin of described 0.5 rank mixed type and chain type fractional order integration commutation circuit U7 connects the 9th pin of operational amplifier U2, and D pin connects the 8th pin of operational amplifier U2.
Resistance R1=R2=R3=R4=R6=R7=R10=R13=10k Ω in circuit, R5=3.57k Ω, R8=100k Ω, R9=R11=1k Ω, R12=35.71k Ω, R14=R16=R18=100K Ω, R15=R17=R19=80K Ω.
Certainly, above-mentioned explanation is not limitation of the present invention, and the present invention is also not limited only to above-mentioned citing, and the change that those skilled in the art make in essential scope of the present invention, remodeling, interpolation or replacement, also belong to protection scope of the present invention.

Claims (2)

1. a rank mixed type and chain type fractional order integration changing method, it is characterized in that being: a kind of mixed type 0.5 rank fractional order integration and a kind of 0.5 rank chain type fractional order integration carry out selection by alternative analog switch device and control to export, when the control signal of analog switch device is high level, mixed type 0.5 rank fractional order integration is selected to export, when the control signal of analog switch device is low level, chain type fractional order integration is selected to export, or, when the control signal of analog switch device is low level, mixed type 0.5 rank fractional order integration is selected to export, when the control signal of analog switch device is high level, chain type fractional order integration is selected to export.
2. a rank mixed type and chain type fractional order integration commutation circuit, it is characterized in that: described a kind of 0.5 rank mixed type and chain type fractional order integration commutation circuit are made up of 0.5 rank mixed type fractional order integration circuit and 0.5 rank chain type fractional order integration circuit and alternative analog switch U0 tri-part, described 0.5 rank mixed type fractional order integration circuit is made up of six parts, wherein resistance Rhx is in parallel with electric capacity Chx, form Part I, Part I is in parallel with electric capacity Chy again after connecting with resistance Rhy, form Part II, front two parts are in parallel with electric capacity Chz again after connecting with resistance Rhz, form Part III, first three part is in parallel with electric capacity Chw again after connecting with resistance Rhw, form Part IV, front four parts are in parallel with electric capacity Chu again after connecting with resistance Rhu, form Part V, the first five part is in parallel with electric capacity Chv again after connecting with resistance Rhv, form Part VI, output pin HA connects Part I, output pin HB connects Part VI, described 0.5 rank chain type fractional order integration circuit is made up of six parts, wherein resistance RLx is in parallel with electric capacity CLx, form Part I, resistance RLy is in parallel with electric capacity CLy, form Part II, Part II is connected with Part I, resistance RLz is in parallel with electric capacity CLz, form Part III, Part III is connected with front two parts, resistance RLw is in parallel with electric capacity CLw, form Part IV, Part IV is connected with first three part, resistance RLu is in parallel with electric capacity CLu, form Part V, Part V is connected with front four parts, resistance RLv is in parallel with electric capacity CLv, form Part VI, Part VI is connected with the first five part, resistance output pin LA connects Part I, output pin LB connects Part VI, the output pin HB of described 0.5 rank mixed type fractional order integration circuit connects the SB pin of described alternative analog switch U0, the output pin LB of described 0.5 rank chain type fractional order integration circuit connects the SA pin of described alternative analog switch U0, the output pin D of described alternative analog switch U0 is as the output of 0.5 rank mixed type and chain type fractional order integration commutation circuit, the control pin IN of alternative analog switch U0 is as the control of 0.5 rank mixed type and chain type fractional order integration commutation circuit, the output pin HA of described 0.5 rank mixed type fractional order integration circuit and the output pin LA of described 0.5 rank chain type fractional order integration circuit is respectively as the input pin of 0.5 rank mixed type and chain type fractional order integration commutation circuit, described alternative analog switch U0 adopts ADG884, described resistance Rhx=4.045M, described potentiometer Rhx1=5K, described resistance Rhx2=2M, Rhx3=2M, Rhx4=20K, Rhx5=20K, described electric capacity Chx=9.7780uF, described electric capacity Chx1=4.7uF, Chx2=4.7uF, Chx3=330nF, Chx4=47nF, described resistance Rhy=3.369M, described potentiometer Rhy1=2.9K, described resistance Rhy2=3.3M, Rhy3=51K, Rhy4=10K, Rhy5=5.1K, described electric capacity Chy=2.694uF, described electric capacity Chy1=2.2uF, Chy2=470nF, Chy3=22nF, Chy4=2.2nF, described resistance Rhz=1.545M, described potentiometer Rhz1=5K and described resistance Rhz2=1M, Rhz3=500K, Rhz4=20K, Rhz5=20K, described electric capacity Chz=1.015uF, described electric capacity Chz1=1uF, Chz2=10nF, Chz3=4.7nF, Chz4=0.33nF, described resistance Rhw=0.6346M, described potentiometer Rhw1=4.6K and described resistance Rhw2=500K, Rhw3=100K, Rhw4=20K, Rhw5=10K, described electric capacity Chw=0.4088uF, described electric capacity Chw1=330nF, Chw2=68nF, Chw3=10nF, Chw4 are unsettled, described resistance Rhu=0.2669M, described potentiometer Rhu1=0.8K and described resistance Rhu2=200K, Rhu3=51K, Rhu4=10K, Rhu5=5.1K, described electric capacity Chu=183.6nF, described electric capacity Chu1=100nF, Chu2=47nF, Chu3=22nF, Chu4=10nF, described resistance Rhv=0.1398M, described potentiometer Rhv1=4.7K and described resistance Rhv2=100K, Rhv3=20K, Rhv4=10K, Rhv5=5.1K, described electric capacity Chv=63.1nF, described electric capacity Chv1=33nF, Chv2=22nF, Chv3=4.7nF, Chv4=3.3nF, described resistance RLx=6.824M, described potentiometer RLx1=5.1K and described resistance RLx2=3.3M, RLx3=3.3M, RLx4=200K, RLx5=20K, described electric capacity CLx=9.246uF, described electric capacity CLx1=4.7uF, CLx2=2.2uF, CLx3=2.2uF, CLx4=100nF, described resistance RLy=1.944M, described potentiometer RLy1=1.5M and described resistance RLy2=200K, RLy3=200K, RLy4=20K, RLy5=20K, described electric capacity CLy=5.145uF, described electric capacity CLy1=4.7uF, CLy2=330nF, CLy3=100nF, CLy4=10nF, described resistance RLz=0.744M, described potentiometer RLz1=5.1K and described resistance RLz2=0.5M, RLz3=200K, RLz4=20K, RLz5=20K, described electric capacity CLz=2.129uF, described electric capacity CLz1=1uF, CLz2=1uF, CLz3=100nF, CLz4=33nF, described resistance RLw=0.296M, described potentiometer RLw1=5.1K and described resistance RLw2=200K, RLw3=51K, RLw4=20K, RLw5=20K, described electric capacity CLw=0.848uF, described electric capacity CLw1=470nF, CLw2=330nF, CLw3=47nF, CLw4 are unsettled, described resistance RLu=0.123M, described potentiometer RLu1=100K and described resistance RLu2=20K, RLu3=2K, RLu4=1K, RLu5=0K, described electric capacity CLu=0.324uF, described electric capacity CLu1=200nF, CLu2=100nF, CLu3=2.2nF, CLu4=2.2nF, described resistance RLv=0.068M, described potentiometer RLv1=5.1K and described resistance RLv2=51K, RLv3=10K, RLv4=2K, RLv5=0K, described electric capacity CLv=0.925uF, described electric capacity CLv1=220nF, CLv2=220nF, CLv3=470nF, CLv4=10nF.
CN201510512614.2A 2015-08-19 2015-08-19 Method and circuit for switching 0.5-order mixed-type and chain-type fractional order integrals Withdrawn CN105187189A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201510512614.2A CN105187189A (en) 2015-08-19 2015-08-19 Method and circuit for switching 0.5-order mixed-type and chain-type fractional order integrals
PCT/CN2015/000751 WO2017027993A1 (en) 2015-08-19 2015-11-02 0.5-order mixed and chained fractional order integral switching method and circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510512614.2A CN105187189A (en) 2015-08-19 2015-08-19 Method and circuit for switching 0.5-order mixed-type and chain-type fractional order integrals

Publications (1)

Publication Number Publication Date
CN105187189A true CN105187189A (en) 2015-12-23

Family

ID=54909045

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510512614.2A Withdrawn CN105187189A (en) 2015-08-19 2015-08-19 Method and circuit for switching 0.5-order mixed-type and chain-type fractional order integrals

Country Status (2)

Country Link
CN (1) CN105187189A (en)
WO (1) WO2017027993A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108183787B (en) * 2018-03-20 2021-08-17 西北师范大学 Comprehensive chaotic circuit
CN112987081B (en) * 2021-03-23 2024-02-06 重庆航天职业技术学院 Analog circuit of unidirectional coupling fractional order self-sustaining electromechanical seismometer system

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2681672B1 (en) * 2011-03-01 2015-11-04 King Abdullah University Of Science And Technology Fully digital chaotic differential equation-based systems and methods
CN102903282B (en) * 2012-10-26 2014-08-27 玉林师范学院 Integer-order and fractional-order multifunctional chaotic experiment instrument
CN104378099B (en) * 2014-11-11 2016-01-13 四川大学 A kind of 0.5 rank mixed type fractional order integration circuit module
CN104468083A (en) * 2014-12-14 2015-03-25 王春梅 Implementation of 0.5-order y<th> power Liu chaotic system circuit based on T-type fractional order integral circuit module

Also Published As

Publication number Publication date
WO2017027993A1 (en) 2017-02-23

Similar Documents

Publication Publication Date Title
CN104202143B (en) Based on the four-dimension of five chaos systems the simplest without the analog circuit of balance point hyperchaotic system
CN103684746B (en) Construction method of four-dimensional hyperchaotic system without balance points and simulation circuit
CN105187189A (en) Method and circuit for switching 0.5-order mixed-type and chain-type fractional order integrals
CN104092532A (en) Balance-point-free hyper-chaos system based on three-dimensional chaos system, and analogue circuit
CN105049189A (en) 0.6-order mixed and chained fractional integral switching method and circuit
CN104393984B (en) A kind of 0.6 rank mixed type fractional order integration circuit arrangement
CN105049187A (en) Method and circuit for switching 0.8-order mixed-type and chain-type fractional order integrals
CN105049190A (en) 0.3-order mixed type and chained fractional order integral switching method and circuit
CN104883253B (en) A kind of Lorenz type hyperchaotic system circuit that is beneficial to ultimate boundary estimation of different variablees
CN105162574A (en) 0.1-order hybrid and chained fractional order integral switching method and circuit
CN105162575A (en) 0.4-order hybrid and chained fractional order integral switching method and circuit
CN105049188A (en) 0.7-Order hybrid and chained fractional integral switching method and circuit
CN105099655A (en) 0.8-order chain-type and T-type fractional order integral switching method and circuit
CN105049179A (en) Method and circuit for switching 0.7-order chain-type and T-type fractional order integrals
CN105071918A (en) 0.5-Order chained and T type fractional integral switching method and circuit
CN105007153A (en) 0.1-order hybrid type and T type fractional integral switching method and circuit
CN204145516U (en) Based on the analog circuit of two system automatic switchover hyperchaotic system of L ü system
CN105071920A (en) 0.6-order chain type and T type fractional order integral switching method and circuit
CN105162576A (en) 0.2-order hybrid and chained fractional order integral switching method and circuit
CN104378099B (en) A kind of 0.5 rank mixed type fractional order integration circuit module
CN204089836U (en) Based on the four systems automatic switchover hyperchaotic system analog circuit of L ü system
CN105049192A (en) 0.6-order mixed type and T type fractional order integral switching method and circuit
CN105049184A (en) Method and circuit for switching 0.7-order mixed-type and T-type fractional order integrals
CN105049183A (en) 0.9-order chain type and T type fractional order integral switching method and circuit
CN105049182A (en) 0.1-order chained and T-shaped fractional integral switching method and circuit

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WW01 Invention patent application withdrawn after publication

Application publication date: 20151223

WW01 Invention patent application withdrawn after publication