CN104917523A - 一种低功耗、高分辨率的全数字锁相环结构 - Google Patents
一种低功耗、高分辨率的全数字锁相环结构 Download PDFInfo
- Publication number
- CN104917523A CN104917523A CN201410090548.XA CN201410090548A CN104917523A CN 104917523 A CN104917523 A CN 104917523A CN 201410090548 A CN201410090548 A CN 201410090548A CN 104917523 A CN104917523 A CN 104917523A
- Authority
- CN
- China
- Prior art keywords
- module
- frequency
- controlled oscillator
- digital
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000011218 segmentation Effects 0.000 claims abstract description 8
- 239000013078 crystal Substances 0.000 claims description 4
- 238000010845 search algorithm Methods 0.000 claims description 4
- 230000010355 oscillation Effects 0.000 claims description 2
- 238000000034 method Methods 0.000 description 11
- 230000008901 benefit Effects 0.000 description 5
- 230000008859 change Effects 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 239000000463 material Substances 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 230000007246 mechanism Effects 0.000 description 3
- 238000013461 design Methods 0.000 description 2
- 238000012423 maintenance Methods 0.000 description 2
- 239000010453 quartz Substances 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000033228 biological regulation Effects 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
Claims (12)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410090548.XA CN104917523B (zh) | 2014-03-12 | 2014-03-12 | 一种低功耗、高分辨率的全数字锁相环结构 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410090548.XA CN104917523B (zh) | 2014-03-12 | 2014-03-12 | 一种低功耗、高分辨率的全数字锁相环结构 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN104917523A true CN104917523A (zh) | 2015-09-16 |
CN104917523B CN104917523B (zh) | 2019-05-21 |
Family
ID=54086277
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410090548.XA Active CN104917523B (zh) | 2014-03-12 | 2014-03-12 | 一种低功耗、高分辨率的全数字锁相环结构 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN104917523B (zh) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107391420A (zh) * | 2017-05-31 | 2017-11-24 | 成都锐成芯微科技股份有限公司 | 低功耗小面积的usb2.0物理层结构 |
CN107991534A (zh) * | 2017-11-30 | 2018-05-04 | 漳州科华技术有限责任公司 | 一种单相电压数字锁相调节步长、方法及装置 |
CN108923782A (zh) * | 2018-07-19 | 2018-11-30 | 深圳大学 | 一种全数字锁相环及其快速锁相方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5469478A (en) * | 1994-07-15 | 1995-11-21 | National Semiconductor Corporation | Digital phase lock loop for jitter filtering and frequency offset compensation |
US6052034A (en) * | 1998-06-24 | 2000-04-18 | Industrial Technology Research Institute | Method and apparatus for all digital holdover circuit |
CN1329416A (zh) * | 2000-06-08 | 2002-01-02 | 米特尔公司 | 具有双锁相环的定时电路 |
CN101995895A (zh) * | 2010-09-16 | 2011-03-30 | 电子科技大学 | 一种基于psm调制模式的自适应电压调节器 |
-
2014
- 2014-03-12 CN CN201410090548.XA patent/CN104917523B/zh active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5469478A (en) * | 1994-07-15 | 1995-11-21 | National Semiconductor Corporation | Digital phase lock loop for jitter filtering and frequency offset compensation |
US6052034A (en) * | 1998-06-24 | 2000-04-18 | Industrial Technology Research Institute | Method and apparatus for all digital holdover circuit |
CN1329416A (zh) * | 2000-06-08 | 2002-01-02 | 米特尔公司 | 具有双锁相环的定时电路 |
CN101995895A (zh) * | 2010-09-16 | 2011-03-30 | 电子科技大学 | 一种基于psm调制模式的自适应电压调节器 |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107391420A (zh) * | 2017-05-31 | 2017-11-24 | 成都锐成芯微科技股份有限公司 | 低功耗小面积的usb2.0物理层结构 |
CN107991534A (zh) * | 2017-11-30 | 2018-05-04 | 漳州科华技术有限责任公司 | 一种单相电压数字锁相调节步长、方法及装置 |
CN107991534B (zh) * | 2017-11-30 | 2020-05-08 | 漳州科华技术有限责任公司 | 一种单相电压数字锁相调节步长、方法及装置 |
CN108923782A (zh) * | 2018-07-19 | 2018-11-30 | 深圳大学 | 一种全数字锁相环及其快速锁相方法 |
CN108923782B (zh) * | 2018-07-19 | 2021-09-07 | 深圳大学 | 一种全数字锁相环及其快速锁相方法 |
Also Published As
Publication number | Publication date |
---|---|
CN104917523B (zh) | 2019-05-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10707854B2 (en) | Clock screening with programmable counter-based clock interface and time-to-digital converter with high resolution and wide range operation | |
US8106808B1 (en) | Successive time-to-digital converter for a digital phase-locked loop | |
Sheng et al. | An ultra-low-power and portable digitally controlled oscillator for SoC applications | |
US8797203B2 (en) | Low-power high-resolution time-to-digital converter | |
CN102594338B (zh) | 具有错误锁定纠正机制的计数器控制型延迟锁相环电路 | |
WO2009088790A1 (en) | Digital phase-locked loop with gated time-to-digital converter | |
US8258834B2 (en) | Lock detector, method applicable thereto, and phase lock loop applying the same | |
Yeh et al. | 19.5 A 3.2 GHz digital phase-locked loop with background supply-noise cancellation | |
Jang et al. | 8.4 A 2.5 ps 0.8-to-3.2 GHz bang-bang phase-and frequency-detector-based all-digital PLL with noise self-adjustment | |
CN104917523A (zh) | 一种低功耗、高分辨率的全数字锁相环结构 | |
Chung et al. | Built-in self-calibration circuit for monotonic digitally controlled oscillator design in 65-nm CMOS technology | |
Nisa'Minhad et al. | Investigating phase detectors: Advances in mature and emerging phase-frequency and time-to-digital detectors in phase-locked looped systems | |
Jiang et al. | A multi-path gated ring oscillator based time-to-digital converter in 65 nm CMOS technology | |
CN117097338A (zh) | 一种基于可调延时精度tdc的电压数字转换电路 | |
KR102010434B1 (ko) | 주입 동기 주파수 체배기 및 그의 주파수 체배 방법 | |
Chen et al. | A fast-locking all-digital phase locked loop in 90nm CMOS for gigascale systems | |
Luo et al. | A 0.0129 mm 2 DPLL With 1.6~ 2.0 ps RMS Period Jitter and 0.25-to-2.7 GHz Tunable DCO Frequency Range in 55-nm CMOS | |
Lo et al. | An all-digital DLL with dual-loop control for multiphase clock generator | |
Bhati et al. | Design and analysis of a low power digital phase locked loop | |
Chung et al. | An all-digital phase-locked loop compiler with liberty timing files | |
Chung et al. | A 0.5 V/1.0 V fast lock-in ADPLL for DVFS battery-powered devices | |
Abadian et al. | An ultra low power and low complexity all digital PLL with a high resolution digitally controlled oscillator | |
Saw et al. | A low power low noise current starved CMOS VCO for PLL | |
Arai et al. | An all-digital PLL with SAR frequency locking system in 65nm SOTB CMOS | |
Toihria et al. | An Effective CMOS Charge Pump-Phase Frequency Detector Circuit for PLLs Applications |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20201216 Address after: 510000 601, building a, 136 Kaiyuan Avenue, Huangpu District, Guangzhou City, Guangdong Province Patentee after: AoXin integrated circuit technology (Guangdong) Co.,Ltd. Address before: 100029 Beijing city Chaoyang District Beitucheng West Road No. 3 Patentee before: Institute of Microelectronics of the Chinese Academy of Sciences |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20220506 Address after: 510000 room 710, Jianshe building, No. 348, Kaifa Avenue, Huangpu District, Guangzhou, Guangdong Patentee after: Ruili flat core Microelectronics (Guangzhou) Co.,Ltd. Address before: 510000 601, building a, 136 Kaiyuan Avenue, Huangpu District, Guangzhou City, Guangdong Province Patentee before: AoXin integrated circuit technology (Guangdong) Co.,Ltd. |
|
TR01 | Transfer of patent right |