CN104917518A - SVG single-phase phase-locked loop method - Google Patents

SVG single-phase phase-locked loop method Download PDF

Info

Publication number
CN104917518A
CN104917518A CN201510363645.6A CN201510363645A CN104917518A CN 104917518 A CN104917518 A CN 104917518A CN 201510363645 A CN201510363645 A CN 201510363645A CN 104917518 A CN104917518 A CN 104917518A
Authority
CN
China
Prior art keywords
phase
loop
closed
locked
input signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510363645.6A
Other languages
Chinese (zh)
Inventor
冯庆华
史丽萍
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
XUZHOU SHANGRUO TECHNOLOGY Co Ltd
Original Assignee
XUZHOU SHANGRUO TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by XUZHOU SHANGRUO TECHNOLOGY Co Ltd filed Critical XUZHOU SHANGRUO TECHNOLOGY Co Ltd
Priority to CN201510363645.6A priority Critical patent/CN104917518A/en
Publication of CN104917518A publication Critical patent/CN104917518A/en
Pending legal-status Critical Current

Links

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

The present invention discloses an SVG single-phase phase-locked loop method. Through analyzing the single-phase grid phase lock principle, a DTF algorithm is proposed, a phase angle is dynamically adjusted by using the closed-loop phase control of phase, and the phase lock of the fixed sampling point number of a single-phase grid is realized. Based on the single-phase digital phase-locked closed loop of the fixed sampling point number of the DTF algorithm, even a synchronous signal contains harmonics, multiple zero-crossing points, imbalance and other cases, the synchronous signal is still able to work normally, the precision and rapidity are high, and the problem of tracking power grid voltage synchronization signal frequency and phase by a power electronic device in the single-phase grid is solved.

Description

A kind of SVG single-phase phase-locked loop method
Technical field
The present invention relates to a kind of SVG single-phase phase-locked loop method, even if still can normally run containing during the multiple situations such as harmonic wave, multiple zero crossing, imbalance in synchronizing signal, there is higher precision and rapidity.
Background technology
On the basis that power electronics, automatically control progressively develop, power electronic equipment, its performance depends on the follow-up control of its phase-locked loop for single-phase mains voltage synchronous signal frequency and phase place to a certain extent.When conventional discrete Fourier transform (DFT) is for calculating amplitude and the phase place of electrical network, if the cycle of DFT sampling window and grid cycle inconsistent, then result of calculation has phase difference.
Summary of the invention
Goal of the invention: in order to overcome the deficiencies in the prior art, the invention provides a kind of SVG single-phase phase-locked loop method, the multiple situations such as harmonic wave, multiple zero crossing, imbalance are contained in the synchronizing signal of single-phase electrical network, the methods such as fixed sample is counted by adopting, DFT computing, closed-loop control, the problem such as overcome pll phase and there is error, cannot lock, solve the tracking problem for line voltage synchronous signal frequency and phase place of power electronic equipment in single-phase electrical network, there is higher precision and rapidity; Also solve in engineering the problem being convenient to digitized processing simultaneously.
Technical scheme: for achieving the above object, the technical solution used in the present invention is:
A kind of SVG single-phase phase-locked loop method, by analyzing the phase-locked principle of single-phase electrical network, propose a kind of based on DTF algorithm, utilize and dynamic adjustments phase angle come to the closed-loop control of phase place, thus realize to the fixed sample of single-phase electrical network count phase-locked; Specifically comprise the steps:
Step one: set single-phase input signal as u (t), following first-harmonic Fourier transform is carried out to input signal u (t):
u 1 x = 2 T ∫ 0 T u ( t ) × s i n ( ω t ) d t u 1 y = 2 T ∫ 0 T u ( t ) × c o s ( ω t ) d t θ = a r c t a n ( u 1 y u 1 x )
Wherein: T is power frequency period, ω is angular frequency; u 1x+ u 1y× j is the first-harmonic vector of input signal u (t), and first-harmonic vector is θ with the angle with reference to sinusoidal vector;
Step 2: with u 1yas the error signal of phase-locked loop closed-loop adjustment, obtain analog domain closed control loop;
Step 3: single-phase phase-locked loop: according to input signal u (t), reference frequency f 0, feedback signal sin θ and cos θ, obtain u through first-harmonic Fourier transformation operation 1y, to u 1ynegate obtains error signal △ θ=-u 1y, using △ θ as the input signal of scattered controller D (s) and obtain control export T x, obtain phase angle through computing trigonometric function is carried out to θ and calculates feedback signal sin θ and cos θ, the closed loop that final formation one is complete.
The filter design procedure that in the method, scattered controller D (s) input stage of closed-loop control relates to is as follows:
(1) in order to solve discrete sampling, causing the 100Hz of positive sequence, negative phase-sequence to fluctuate, designing the filtering of a 50Hz at the output of filter, the fluctuation that filtering causes because of digitlization;
(2) designing second-order low-pass filter is ω n=100 π, S are complex variable in complex frequency domain; Through Analysis of Magnitude-Frequency Characteristic, be 1 (undamped) in 50Hz place amplitude, after phase place 90 °, decay rapidly more than amplitude after 50Hz, the effect of filtering and phase shift can be played simultaneously.
Beneficial effect: SVG single-phase phase-locked loop method provided by the invention, cycle and the inconsistent problem causing result of calculation to there is phase difference of grid cycle of DFT sampling window can be overcome, can solve zero passage phase discriminator causes phase-locked failed problem in synchronizing signal because causing multiple zero crossing containing harmonic wave simultaneously, phase-locked loop periodic adjustment can also be realized, there is higher precision and rapidity, solve the tracking problem for line voltage synchronous signal frequency and phase place of power electronic equipment in single-phase electrical network.
Accompanying drawing explanation
Fig. 1 is the phase-locked closed-loop block diagram based on scattered Fourier transform of the present invention;
Fig. 2 is second-order low-pass filter amplitude-frequency characteristic of the present invention;
Fig. 3 is the phase-locked loop simulation model based on Fourier transform of the present invention;
External synchronization signal when Fig. 4 is first-harmonic of the present invention and inter-sync signal phase;
External synchronization signal when Fig. 5 is harmonic wave of the present invention and inter-sync signal phase.
Embodiment
Below in conjunction with accompanying drawing, the present invention is further described.
Be illustrated in figure 1 a kind of SVG single-phase phase-locked loop method, by analyzing the phase-locked principle of single-phase electrical network, propose a kind of based on DTF algorithm, utilize and dynamic adjustments phase angle come to the closed-loop control of phase place, thus realize to the fixed sample of single-phase electrical network count phase-locked; Specifically comprise the steps:
Step one: set single-phase input signal as u (t), following first-harmonic Fourier transform is carried out to input signal u (t):
u 1 x = 2 T ∫ 0 T u ( t ) × s i n ( ω t ) d t u 1 y = 2 T ∫ 0 T u ( t ) × c o s ( ω t ) d t θ = a r c t a n ( u 1 y u 1 x )
Wherein: T is power frequency period, ω is angular frequency; u 1x+ u 1y× j is the first-harmonic vector of input signal u (t), and first-harmonic vector is θ with the angle with reference to sinusoidal vector;
Step 2: with u 1yas the error signal of phase-locked loop closed-loop adjustment, obtain analog domain closed control loop;
Step 3: single-phase phase-locked loop: according to input signal u (t), reference frequency f 0, feedback signal sin θ and cos θ, obtain u through first-harmonic Fourier transformation operation 1y, to u 1ynegate obtains error signal △ θ=-u 1y, using △ θ as the input signal of scattered controller D (s) and obtain control export T x, obtain phase angle through computing trigonometric function is carried out to θ and calculates feedback signal sin θ and cos θ, the closed loop that final formation one is complete.
As shown in Figure 2, the amplitude-frequency characteristic of the filter that scattered controller D (s) input stage for closed-loop control in this method relates to, the design process of this filter is as follows:
(1) in order to solve discrete sampling, causing the 100Hz of positive sequence, negative phase-sequence to fluctuate, designing the filtering of a 50Hz at the output of filter, the fluctuation that filtering causes because of digitlization;
(2) designing second-order low-pass filter is ω n=100 π, S are complex variable in complex frequency domain; Through Analysis of Magnitude-Frequency Characteristic, be 1 (undamped) in 50Hz place amplitude, after phase place 90 °, decay rapidly more than amplitude after 50Hz, the effect of filtering and phase shift can be played simultaneously.
Fig. 2 is Bode diagram (the Bode Diagram of filter, also known as amplitude-frequency response and phase-frequency response curve chart), the frequency response of system can be found out, transverse axis is frequency (Frequency, Hz) represent with logarithmic scale (log scale), amplitude-frequency (Magnitude, DB), phase frequency (Phase, Deg) the upper and lower hurdle of the corresponding longitudinal axis of characteristic difference, amplitude frequency diagram represents the change of decibel value to frequency of frequency response gain, and phase frequency figure is then the change of the phase versus frequency of frequency response.Concrete property is: be 1 (undamped) in 50Hz place amplitude, after phase place 90 °, decays rapidly, can play the effect of filtering and phase shift simultaneously more than amplitude after 50Hz.
Fig. 3 is the phase-locked loop simulation model based on Fourier transform, builds according to Fig. 1 Control loop, comprises analog signal, controlling unit, output signal etc., mainly in order to verify its feasibility, performance.
External synchronization signal when Fig. 4 is simulation waveform figure-first-harmonic and inter-sync signal phase, transverse axis is time t, in the longitudinal axis: solid line is external synchronization signal-be also input signal, dotted line is inter-sync signal; Both real-time trackings, phase difference keep zero.
External synchronization signal when Fig. 5 is simulation waveform figure-harmonic wave and inter-sync signal phase, transverse axis is time t, in the longitudinal axis: solid line is external synchronization signal-be also input signal, some broken string is inter-sync signal, dotted line is for reference to fundamental signal; Though have multiple zero crossing, harmonic wave, both same real-time trackings, phase difference keep zero.
The above is only the preferred embodiment of the present invention; be noted that for those skilled in the art; under the premise without departing from the principles of the invention, can also make some improvements and modifications, these improvements and modifications also should be considered as protection scope of the present invention.

Claims (2)

1. a SVG single-phase phase-locked loop method, is characterized in that: by analyzing the phase-locked principle of single-phase electrical network, propose a kind of based on DTF algorithm, utilize and dynamic adjustments phase angle come to the closed-loop control of phase place, thus realize to the fixed sample of single-phase electrical network count phase-locked; Specifically comprise the steps:
Step one: set single-phase input signal as u (t), following first-harmonic Fourier transform is carried out to input signal u (t):
u 1 x = 2 T ∫ 0 T u ( t ) × s i n ( ω t ) d t u 1 y = 2 T ∫ 0 T u ( t ) × c o s ( ω t ) d t θ = a r c t a n ( u 1 y u 1 x )
Wherein: T is power frequency period, ω is angular frequency; u 1x+ u 1y× j is the first-harmonic vector of input signal u (t), and first-harmonic vector is θ with the angle with reference to sinusoidal vector;
Step 2: with u 1yas the error signal of phase-locked loop closed-loop adjustment, obtain analog domain closed control loop;
Step 3: single-phase phase-locked loop: according to input signal u (t), reference frequency f 0, feedback signal sin θ and cos θ, obtain u through first-harmonic Fourier transformation operation 1y, to u 1ynegate obtains error signal △ θ=-u 1y, using △ θ as the input signal of scattered controller D (s) and obtain control export T x, obtain phase angle through computing trigonometric function is carried out to θ and calculates feedback signal sin θ and cos θ, the closed loop that final formation one is complete.
2. SVG single-phase phase-locked loop method according to claim 1, is characterized in that: the filter design procedure that in the method, scattered controller D (s) input stage of closed-loop control relates to is as follows:
(1) filtering of a 50Hz is designed at the output of filter;
(2) designing second-order low-pass filter is ω n=100 π, S are complex variable in complex frequency domain.
CN201510363645.6A 2015-06-26 2015-06-26 SVG single-phase phase-locked loop method Pending CN104917518A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510363645.6A CN104917518A (en) 2015-06-26 2015-06-26 SVG single-phase phase-locked loop method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510363645.6A CN104917518A (en) 2015-06-26 2015-06-26 SVG single-phase phase-locked loop method

Publications (1)

Publication Number Publication Date
CN104917518A true CN104917518A (en) 2015-09-16

Family

ID=54086272

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510363645.6A Pending CN104917518A (en) 2015-06-26 2015-06-26 SVG single-phase phase-locked loop method

Country Status (1)

Country Link
CN (1) CN104917518A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106249586A (en) * 2016-07-15 2016-12-21 华北水利水电大学 A kind of phase-locked loop method supporting single-phase and three-phase voltage to follow the tracks of
CN116014750A (en) * 2022-10-17 2023-04-25 江苏天合清特电气有限公司 Instantaneous transformation-based single-phase SVG rapid phase locking method and device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103546149A (en) * 2013-09-26 2014-01-29 华中科技大学 Phase locking method for three-phase power system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103546149A (en) * 2013-09-26 2014-01-29 华中科技大学 Phase locking method for three-phase power system

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
孔雪娟 等: "基于周期控制的逆变器全数字锁相环的实现和参数设计", 《中国电机工程学报》 *
赵文才 等: "基于DFT算法的单相数字锁相环", 《电力电子技术》 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106249586A (en) * 2016-07-15 2016-12-21 华北水利水电大学 A kind of phase-locked loop method supporting single-phase and three-phase voltage to follow the tracks of
CN106249586B (en) * 2016-07-15 2019-04-02 华北水利水电大学 A kind of phase-locked loop method for supporting the tracking of single-phase and three-phase voltage
CN116014750A (en) * 2022-10-17 2023-04-25 江苏天合清特电气有限公司 Instantaneous transformation-based single-phase SVG rapid phase locking method and device

Similar Documents

Publication Publication Date Title
Freijedo et al. An optimized implementation of phase locked loops for grid applications
CN103472302B (en) The method detecting electric network voltage phase with single-phase photovoltaic grid-connected inverter
CN105425011B (en) A kind of non-linear width phase detection method suitable for single-phase network deformation
CN109067393A (en) Phase locking method, device and equipment of power system
CN104158540A (en) Three-phase digital phase-locked loop and phase lock method
Babu et al. Analysis of SDFT based phase detection system for grid synchronization of distributed generation systems
CN105680854B (en) A kind of phaselocked loop and phase-lock technique
CN108155643B (en) A kind of robust estimation method of the single-phase mains voltage parameter based on sliding mode observer
CN105048995B (en) Butterworth digital filter and realize the adaptive filtering method of frequency using it
CN105785788A (en) Rapid three-phase voltage phase-locked loop method and dynamic response performance analyzing method thereof
CN108333426A (en) Power system frequency measurement method based on fourier algorithm
CN103647550A (en) Phase-locked loop method for dynamic voltage reactive compensation
Islam et al. Accurate estimation of phase angle for three-phase systems in presence of unbalances and distortions
CN109406854B (en) Harmonic instruction current obtaining method, device and equipment of single-phase active filter
CN103546149A (en) Phase locking method for three-phase power system
CN104917518A (en) SVG single-phase phase-locked loop method
Suru et al. The synchronous fundamental dq frame theory implementation and adaptation for the active filtering
CN109659983A (en) Software phase-lock loop implementation method and device based on IDFT
CN104020350B (en) A kind of voltage fundamental component detection method overcoming frequency to perturb
CN103293379B (en) Effective value based APF (active power filter) harmonic measuring method and control method of direct current side voltage control method thereof
CN114825372B (en) Method for rapidly and accurately extracting subsynchronous/supersynchronous oscillation signals
Yang et al. A novel phase locked loop for grid-connected converters under non-ideal grid conditions
CN113467418B (en) Method for measuring performance index of control loop
Shang et al. Amplitude-phase-locked loop: Estimator of three-phase grid voltage vector
Lee et al. A new DSC-PLL using recursive discrete fourier transform for robustness to frequency variation

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20150916