CN104835815B - 复合电路元件的布局 - Google Patents
复合电路元件的布局 Download PDFInfo
- Publication number
- CN104835815B CN104835815B CN201510062364.7A CN201510062364A CN104835815B CN 104835815 B CN104835815 B CN 104835815B CN 201510062364 A CN201510062364 A CN 201510062364A CN 104835815 B CN104835815 B CN 104835815B
- Authority
- CN
- China
- Prior art keywords
- group
- transistor
- circuit
- circuit element
- area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
- H01L23/293—Organic, e.g. plastic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
Abstract
Description
Claims (23)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201461937094P | 2014-02-07 | 2014-02-07 | |
US61/937,094 | 2014-02-07 | ||
US14/271,044 | 2014-05-06 | ||
US14/271,044 US9299692B2 (en) | 2014-02-07 | 2014-05-06 | Layout of composite circuit elements |
Publications (2)
Publication Number | Publication Date |
---|---|
CN104835815A CN104835815A (zh) | 2015-08-12 |
CN104835815B true CN104835815B (zh) | 2019-04-16 |
Family
ID=53775611
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510062364.7A Active CN104835815B (zh) | 2014-02-07 | 2015-02-06 | 复合电路元件的布局 |
Country Status (2)
Country | Link |
---|---|
US (1) | US9299692B2 (zh) |
CN (1) | CN104835815B (zh) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1906755A (zh) * | 2004-04-30 | 2007-01-31 | 松下电器产业株式会社 | 半导体制造方法及半导体装置 |
US7772920B1 (en) * | 2009-05-29 | 2010-08-10 | Linear Technology Corporation | Low thermal hysteresis bandgap voltage reference |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6500764B1 (en) * | 2001-10-29 | 2002-12-31 | Fairchild Semiconductor Corporation | Method for thinning a semiconductor substrate |
US7118273B1 (en) | 2003-04-10 | 2006-10-10 | Transmeta Corporation | System for on-chip temperature measurement in integrated circuits |
US6858917B1 (en) * | 2003-12-05 | 2005-02-22 | National Semiconductor Corporation | Metal oxide semiconductor (MOS) bandgap voltage reference circuit |
KR100665850B1 (ko) * | 2005-07-22 | 2007-01-09 | 삼성전자주식회사 | 고집적 반도체 메모리 소자용 모오스 트랜지스터들의배치구조 및 그에 따른 배치방법 |
JP2007173463A (ja) | 2005-12-21 | 2007-07-05 | Ricoh Co Ltd | 基準電圧発生回路 |
WO2009037808A1 (ja) * | 2007-09-18 | 2009-03-26 | Panasonic Corporation | 半導体集積回路 |
JP4591525B2 (ja) * | 2008-03-12 | 2010-12-01 | ソニー株式会社 | 半導体装置 |
EP2308096A1 (en) * | 2008-07-28 | 2011-04-13 | Nxp B.V. | Integrated circuit and method for manufacturing an integrated circuit |
US9030000B2 (en) * | 2013-06-14 | 2015-05-12 | Freescale Semiconductor, Inc. | Mold cap for semiconductor device |
-
2014
- 2014-05-06 US US14/271,044 patent/US9299692B2/en active Active
-
2015
- 2015-02-06 CN CN201510062364.7A patent/CN104835815B/zh active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1906755A (zh) * | 2004-04-30 | 2007-01-31 | 松下电器产业株式会社 | 半导体制造方法及半导体装置 |
US7772920B1 (en) * | 2009-05-29 | 2010-08-10 | Linear Technology Corporation | Low thermal hysteresis bandgap voltage reference |
Also Published As
Publication number | Publication date |
---|---|
CN104835815A (zh) | 2015-08-12 |
US20150228636A1 (en) | 2015-08-13 |
US9299692B2 (en) | 2016-03-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Jacquet et al. | A 3 GHz dual core processor ARM cortex TM-A9 in 28 nm UTBB FD-SOI CMOS with ultra-wide voltage range and energy efficiency optimization | |
CN104599695B (zh) | 具有电流镜射的差分读出放大器以及参考存储器单元 | |
CN105910723A (zh) | 多传感器组件 | |
CN104617054A (zh) | 集成电路封装的应力屏蔽 | |
CN107210297A (zh) | 中心偏离栅极切割 | |
JP2009188223A (ja) | 半導体装置 | |
CN104835815B (zh) | 复合电路元件的布局 | |
CN1929117B (zh) | 包括带有退火玻璃浆的硅晶片的集成电路 | |
Li et al. | Comparison of total ionizing dose effects in 22-nm and 28-nm FD SOI technologies | |
CN101187819A (zh) | 调节电路中阈值电压的结构和方法 | |
CN105892513A (zh) | 具有电气和机械应力和寿命漂移效应的补偿的系统参考 | |
Bocca et al. | Thermal modeling and analysis of a power ball grid array in system-in-package technology | |
US7889013B2 (en) | Microelectronic die having CMOS ring oscillator thereon and method of using same | |
Bathey et al. | Noise computation in single chip packages | |
JP2012164838A (ja) | 半導体装置 | |
JP2005031850A (ja) | 電源ノイズ解析方法 | |
US20120192139A1 (en) | Integrated structures of high performance active devices and passive devices | |
CN105027214B (zh) | 用于调节存储器阵列的工作电压的系统和方法 | |
Weerasekera | System Interconnection Design Trade-offs in Three-Dimensional (3-D) Integrated Circuits | |
Shim et al. | Modeling and analysis of simultaneous switching noise coupling for a CMOS negative-feedback operational amplifier in system-in-package | |
Friedenthal | Musik, Tanz und Dichtung bei den Kreolen Amerikas | |
Yu et al. | Impact of Worst-Case Excitation for DDR interface Signal and Power Integrity Co-Simulation | |
Hussain | The Effects of Mechanical Stress on Semiconductor Devices | |
Choa et al. | Recent trend of international standardization of semiconductor devices | |
CN113544836B (zh) | 基板收纳容器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
EXSB | Decision made by sipo to initiate substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CP01 | Change in the name or title of a patent holder |
Address after: Limerick Patentee after: Analog Devices Global Unlimited Co. Address before: Limerick Patentee before: Analog Devices Global |
|
CP01 | Change in the name or title of a patent holder | ||
CP02 | Change in the address of a patent holder |
Address after: Limerick Patentee after: Analog Devices Global Address before: Bermuda (UK) Hamilton Patentee before: Analog Devices Global |
|
CP02 | Change in the address of a patent holder | ||
TR01 | Transfer of patent right |
Effective date of registration: 20210629 Address after: Limerick Patentee after: ANALOG DEVICES INTERNATIONAL UNLIMITED Co. Address before: Limerick Patentee before: Analog Devices Global Unlimited Co. |
|
TR01 | Transfer of patent right |