CN104823164B - 具有同步控制器的多处理器系统以及维持同步的方法 - Google Patents

具有同步控制器的多处理器系统以及维持同步的方法 Download PDF

Info

Publication number
CN104823164B
CN104823164B CN201380063373.7A CN201380063373A CN104823164B CN 104823164 B CN104823164 B CN 104823164B CN 201380063373 A CN201380063373 A CN 201380063373A CN 104823164 B CN104823164 B CN 104823164B
Authority
CN
China
Prior art keywords
processor
controller
subset
synchronization
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201380063373.7A
Other languages
English (en)
Chinese (zh)
Other versions
CN104823164A (zh
Inventor
C·S·多布斯
A·M·马里克
K·R·福克纳
M·B·索尔卡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Coherent Logix Inc
Original Assignee
Coherent Logix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Coherent Logix Inc filed Critical Coherent Logix Inc
Publication of CN104823164A publication Critical patent/CN104823164A/zh
Application granted granted Critical
Publication of CN104823164B publication Critical patent/CN104823164B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G06F9/522—Barrier synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Multi Processors (AREA)
CN201380063373.7A 2012-12-06 2013-10-10 具有同步控制器的多处理器系统以及维持同步的方法 Active CN104823164B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201261734190P 2012-12-06 2012-12-06
US61/734,190 2012-12-06
PCT/US2013/064366 WO2014088698A2 (en) 2012-12-06 2013-10-10 Processing system with synchronization instruction

Publications (2)

Publication Number Publication Date
CN104823164A CN104823164A (zh) 2015-08-05
CN104823164B true CN104823164B (zh) 2019-07-16

Family

ID=49517643

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201380063373.7A Active CN104823164B (zh) 2012-12-06 2013-10-10 具有同步控制器的多处理器系统以及维持同步的方法

Country Status (5)

Country Link
US (2) US9323714B2 (enExample)
EP (1) EP2929434B1 (enExample)
JP (2) JP6317365B2 (enExample)
CN (1) CN104823164B (enExample)
WO (1) WO2014088698A2 (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6341930B2 (ja) 2012-12-13 2018-06-13 コーヒレント・ロジックス・インコーポレーテッド 改善された二次相互接続ネットワークを備えたマルチプロセッサシステム
US9760410B2 (en) * 2014-12-12 2017-09-12 Intel Corporation Technologies for fast synchronization barriers for many-core processing
US20160301634A1 (en) * 2015-04-11 2016-10-13 International Business Machines Corporation Controlling a delivery of messages to designated computing devices
US10216430B2 (en) 2015-07-01 2019-02-26 Cavium, Llc Local ordering of instructions in a computing system
DE102015221064A1 (de) * 2015-10-28 2017-05-04 Robert Bosch Gmbh Anordnung aus wenigstens zwei Mikrocontrollern und Verfahren zur Herstellung einer solchen Anordnung
US9910716B2 (en) * 2016-03-11 2018-03-06 Knuedge Incorporated Synchronization in a multi-processor computing system
US20170364473A1 (en) * 2016-03-31 2017-12-21 Wave Computing, Inc. Program counter alignment across a reconfigurable hum fabric
US10783165B2 (en) 2017-05-17 2020-09-22 International Business Machines Corporation Synchronizing multiple devices
US10445098B2 (en) * 2017-09-30 2019-10-15 Intel Corporation Processors and methods for privileged configuration in a spatial array
GB201717295D0 (en) * 2017-10-20 2017-12-06 Graphcore Ltd Synchronization in a multi-tile processing array
US11795753B1 (en) * 2018-04-25 2023-10-24 Gmi Holdings, Inc. Remote monitoring and control of garage door opener incorporating jackshaft door operator drive assembly
CN112306945B (zh) * 2019-07-30 2023-05-12 安徽寒武纪信息科技有限公司 数据同步方法及装置以及相关产品
KR102579192B1 (ko) * 2019-04-04 2023-09-14 캠브리콘 테크놀로지스 코퍼레이션 리미티드 데이터 처리방법과 장치 및 관련 제품
CN119440624A (zh) * 2019-06-24 2025-02-14 华为技术有限公司 一种插入同步指令的方法及装置
GB2597078B (en) * 2020-07-14 2022-07-13 Graphcore Ltd Communication between host and accelerator over network
CN114281559B (zh) * 2020-09-27 2025-09-30 安徽寒武纪信息科技有限公司 多核处理器、用于多核处理器的同步方法及相应产品
CN112559054B (zh) * 2020-12-22 2022-02-01 上海壁仞智能科技有限公司 用于同步指令的方法和计算系统
US20230153176A1 (en) * 2021-11-17 2023-05-18 Intel Corporation Forward progress guarantee using single-level synchronization at individual thread granularity
US20250179856A1 (en) * 2023-12-05 2025-06-05 Gmi Holdings, Inc. Imminent motion notification systems and methods for barrier operators

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1061482A (zh) * 1990-11-13 1992-05-27 国际商业机器公司 并行相联处理器系统
WO1995024081A1 (en) * 1994-03-03 1995-09-08 Proxim, Inc. Frequency hopping medium access control protocol
CN1326150A (zh) * 2000-05-25 2001-12-12 国际商业机器公司 用于numa系统的基于开关的时间同步协议
CN101048739A (zh) * 2004-10-27 2007-10-03 松下电器产业株式会社 多处理器系统、同步控制装置及同步控制方法
CN101634979A (zh) * 2008-07-22 2010-01-27 中国科学院计算技术研究所 一种满足SystemC语法的多核处理器
WO2011112716A1 (en) * 2010-03-12 2011-09-15 Qualcomm Incorporated Methods and apparatus for supporting synchronization between groups of devices
CN102200961A (zh) * 2011-05-27 2011-09-28 清华大学 一种动态可重构处理器内子单元的扩展方法

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0630094B2 (ja) * 1989-03-13 1994-04-20 インターナショナル・ビジネス・マシーンズ・コーポレイション マルチプロセツサ・システム
JPH02264352A (ja) * 1989-04-05 1990-10-29 Hitachi Ltd マルチプロセッサ同期方式
US5345578A (en) * 1989-06-30 1994-09-06 Digital Equipment Corporation Competitive snoopy caching for large-scale multiprocessors
US5434995A (en) 1993-12-10 1995-07-18 Cray Research, Inc. Barrier synchronization for distributed memory massively parallel processing systems
JP2780623B2 (ja) * 1993-12-28 1998-07-30 日本電気株式会社 情報処理装置
US5721921A (en) 1995-05-25 1998-02-24 Cray Research, Inc. Barrier and eureka synchronization architecture for multiprocessors
US7013454B2 (en) * 1999-02-22 2006-03-14 Sun Microsystems, Inc. Thread suspension system and method using trapping instructions
US7415594B2 (en) * 2002-06-26 2008-08-19 Coherent Logix, Incorporated Processing system with interspersed stall propagating processors and communication elements
US20040034858A1 (en) * 2002-08-14 2004-02-19 Kushlis Robert J. Programming a multi-threaded processor
US7810093B2 (en) * 2003-11-14 2010-10-05 Lawrence Livermore National Security, Llc Parallel-aware, dedicated job co-scheduling within/across symmetric multiprocessing nodes
US7398403B2 (en) * 2004-07-01 2008-07-08 Matsushita Electric Industrial Co., Ltd. Multiprocessor control apparatus, control method thereof, and integrated circuit
US7925791B2 (en) * 2006-07-17 2011-04-12 The Math Works, Inc. Recoverable error detection for concurrent computing programs
US20090327354A1 (en) * 2008-06-26 2009-12-31 Microsoft Corporation Notification and synchronization of updated data
CN100568247C (zh) * 2008-07-22 2009-12-09 中国科学院计算技术研究所 一种满足systemC语法的多核处理器的事件处理单元组
CN106227693B (zh) * 2010-10-15 2019-06-04 相干逻辑公司 多处理器系统中的通信禁用
JP6122135B2 (ja) * 2012-11-21 2017-04-26 コーヒレント・ロジックス・インコーポレーテッド 分散型プロセッサを有する処理システム
US9325329B2 (en) * 2012-12-13 2016-04-26 Coherent Logix, Incorporated Automatic selection of on-chip clock in synchronous digital systems

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1061482A (zh) * 1990-11-13 1992-05-27 国际商业机器公司 并行相联处理器系统
WO1995024081A1 (en) * 1994-03-03 1995-09-08 Proxim, Inc. Frequency hopping medium access control protocol
CN1326150A (zh) * 2000-05-25 2001-12-12 国际商业机器公司 用于numa系统的基于开关的时间同步协议
CN101048739A (zh) * 2004-10-27 2007-10-03 松下电器产业株式会社 多处理器系统、同步控制装置及同步控制方法
CN101634979A (zh) * 2008-07-22 2010-01-27 中国科学院计算技术研究所 一种满足SystemC语法的多核处理器
WO2011112716A1 (en) * 2010-03-12 2011-09-15 Qualcomm Incorporated Methods and apparatus for supporting synchronization between groups of devices
CN102200961A (zh) * 2011-05-27 2011-09-28 清华大学 一种动态可重构处理器内子单元的扩展方法

Also Published As

Publication number Publication date
EP2929434A2 (en) 2015-10-14
JP6574865B2 (ja) 2019-09-11
US20140164735A1 (en) 2014-06-12
CN104823164A (zh) 2015-08-05
JP2016501414A (ja) 2016-01-18
JP6317365B2 (ja) 2018-04-25
JP2018116735A (ja) 2018-07-26
EP2929434B1 (en) 2019-01-16
US9558150B2 (en) 2017-01-31
WO2014088698A2 (en) 2014-06-12
US9323714B2 (en) 2016-04-26
US20160196234A1 (en) 2016-07-07

Similar Documents

Publication Publication Date Title
CN104823164B (zh) 具有同步控制器的多处理器系统以及维持同步的方法
US11928512B2 (en) Quiesce reconfigurable data processor
TWI703496B (zh) 處理器及其操作之方法，以及電腦程式產品
JP2019079528A (ja) マルチタイル処理配列における同期化
JP2023113879A (ja) メモリ・ネットワーク・プロセッサ
US12079157B2 (en) Reconfigurable data processor with fast argument load using a runtime program on a host processor
US20240385929A1 (en) Method to reset configurable units in a reconfigurable processor
Marowka Back to thin-core massively parallel processors
CN103703427B (zh) 同步第一处理单元和第二处理单元的处理装置和方法
Lari et al. Hierarchical power management for adaptive tightly-coupled processor arrays
Horst Task-flow architecture for WSI parallel processing
CN111475205A (zh) 一种基于数据流解耦合的粗粒度可重构阵列结构设计方法
Panda et al. Adding dataflow-driven execution control to a Coarse-Grained Reconfigurable Array
Pham Scalable Embedded Parallel System With Implementation of Multi-node Encryption
KR20090016643A (ko) 비동기적 절전형 컴퓨터
Hasasneh et al. Asynchronous arbiter for micro-threaded chip multiprocessors
Hasasneha et al. Asynchronous Arbiter for Micro-threaded Chip Multiprocessors

Legal Events

Date Code Title Description
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant