JP6317365B2 - 同期命令を含む処理システム - Google Patents
同期命令を含む処理システム Download PDFInfo
- Publication number
- JP6317365B2 JP6317365B2 JP2015546462A JP2015546462A JP6317365B2 JP 6317365 B2 JP6317365 B2 JP 6317365B2 JP 2015546462 A JP2015546462 A JP 2015546462A JP 2015546462 A JP2015546462 A JP 2015546462A JP 6317365 B2 JP6317365 B2 JP 6317365B2
- Authority
- JP
- Japan
- Prior art keywords
- synchronization
- controller
- processors
- processor
- adapter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
- G06F9/522—Barrier synchronisation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201261734190P | 2012-12-06 | 2012-12-06 | |
| US61/734,190 | 2012-12-06 | ||
| PCT/US2013/064366 WO2014088698A2 (en) | 2012-12-06 | 2013-10-10 | Processing system with synchronization instruction |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2018063728A Division JP6574865B2 (ja) | 2012-12-06 | 2018-03-29 | 同期命令を含む処理システム |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2016501414A JP2016501414A (ja) | 2016-01-18 |
| JP2016501414A5 JP2016501414A5 (enExample) | 2016-11-17 |
| JP6317365B2 true JP6317365B2 (ja) | 2018-04-25 |
Family
ID=49517643
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2015546462A Active JP6317365B2 (ja) | 2012-12-06 | 2013-10-10 | 同期命令を含む処理システム |
| JP2018063728A Active JP6574865B2 (ja) | 2012-12-06 | 2018-03-29 | 同期命令を含む処理システム |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2018063728A Active JP6574865B2 (ja) | 2012-12-06 | 2018-03-29 | 同期命令を含む処理システム |
Country Status (5)
| Country | Link |
|---|---|
| US (2) | US9323714B2 (enExample) |
| EP (1) | EP2929434B1 (enExample) |
| JP (2) | JP6317365B2 (enExample) |
| CN (1) | CN104823164B (enExample) |
| WO (1) | WO2014088698A2 (enExample) |
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6341930B2 (ja) | 2012-12-13 | 2018-06-13 | コーヒレント・ロジックス・インコーポレーテッド | 改善された二次相互接続ネットワークを備えたマルチプロセッサシステム |
| US9760410B2 (en) * | 2014-12-12 | 2017-09-12 | Intel Corporation | Technologies for fast synchronization barriers for many-core processing |
| US20160301634A1 (en) * | 2015-04-11 | 2016-10-13 | International Business Machines Corporation | Controlling a delivery of messages to designated computing devices |
| US10216430B2 (en) | 2015-07-01 | 2019-02-26 | Cavium, Llc | Local ordering of instructions in a computing system |
| DE102015221064A1 (de) * | 2015-10-28 | 2017-05-04 | Robert Bosch Gmbh | Anordnung aus wenigstens zwei Mikrocontrollern und Verfahren zur Herstellung einer solchen Anordnung |
| US9910716B2 (en) * | 2016-03-11 | 2018-03-06 | Knuedge Incorporated | Synchronization in a multi-processor computing system |
| US20170364473A1 (en) * | 2016-03-31 | 2017-12-21 | Wave Computing, Inc. | Program counter alignment across a reconfigurable hum fabric |
| US10783165B2 (en) | 2017-05-17 | 2020-09-22 | International Business Machines Corporation | Synchronizing multiple devices |
| US10445098B2 (en) * | 2017-09-30 | 2019-10-15 | Intel Corporation | Processors and methods for privileged configuration in a spatial array |
| GB201717295D0 (en) * | 2017-10-20 | 2017-12-06 | Graphcore Ltd | Synchronization in a multi-tile processing array |
| US11795753B1 (en) * | 2018-04-25 | 2023-10-24 | Gmi Holdings, Inc. | Remote monitoring and control of garage door opener incorporating jackshaft door operator drive assembly |
| CN112306945B (zh) * | 2019-07-30 | 2023-05-12 | 安徽寒武纪信息科技有限公司 | 数据同步方法及装置以及相关产品 |
| KR102579192B1 (ko) * | 2019-04-04 | 2023-09-14 | 캠브리콘 테크놀로지스 코퍼레이션 리미티드 | 데이터 처리방법과 장치 및 관련 제품 |
| CN119440624A (zh) * | 2019-06-24 | 2025-02-14 | 华为技术有限公司 | 一种插入同步指令的方法及装置 |
| GB2597078B (en) * | 2020-07-14 | 2022-07-13 | Graphcore Ltd | Communication between host and accelerator over network |
| CN114281559B (zh) * | 2020-09-27 | 2025-09-30 | 安徽寒武纪信息科技有限公司 | 多核处理器、用于多核处理器的同步方法及相应产品 |
| CN112559054B (zh) * | 2020-12-22 | 2022-02-01 | 上海壁仞智能科技有限公司 | 用于同步指令的方法和计算系统 |
| US20230153176A1 (en) * | 2021-11-17 | 2023-05-18 | Intel Corporation | Forward progress guarantee using single-level synchronization at individual thread granularity |
| US20250179856A1 (en) * | 2023-12-05 | 2025-06-05 | Gmi Holdings, Inc. | Imminent motion notification systems and methods for barrier operators |
Family Cites Families (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0630094B2 (ja) * | 1989-03-13 | 1994-04-20 | インターナショナル・ビジネス・マシーンズ・コーポレイション | マルチプロセツサ・システム |
| JPH02264352A (ja) * | 1989-04-05 | 1990-10-29 | Hitachi Ltd | マルチプロセッサ同期方式 |
| US5345578A (en) * | 1989-06-30 | 1994-09-06 | Digital Equipment Corporation | Competitive snoopy caching for large-scale multiprocessors |
| EP0485690B1 (en) * | 1990-11-13 | 1999-05-26 | International Business Machines Corporation | Parallel associative processor system |
| US5434995A (en) | 1993-12-10 | 1995-07-18 | Cray Research, Inc. | Barrier synchronization for distributed memory massively parallel processing systems |
| JP2780623B2 (ja) * | 1993-12-28 | 1998-07-30 | 日本電気株式会社 | 情報処理装置 |
| AU1974795A (en) * | 1994-03-03 | 1995-09-18 | Proxim, Inc. | Frequency hopping medium access control protocol |
| US5721921A (en) | 1995-05-25 | 1998-02-24 | Cray Research, Inc. | Barrier and eureka synchronization architecture for multiprocessors |
| US7013454B2 (en) * | 1999-02-22 | 2006-03-14 | Sun Microsystems, Inc. | Thread suspension system and method using trapping instructions |
| US6687756B1 (en) * | 2000-05-25 | 2004-02-03 | International Business Machines Corporation | Switched-based time synchronization protocol for a NUMA system |
| US7415594B2 (en) * | 2002-06-26 | 2008-08-19 | Coherent Logix, Incorporated | Processing system with interspersed stall propagating processors and communication elements |
| US20040034858A1 (en) * | 2002-08-14 | 2004-02-19 | Kushlis Robert J. | Programming a multi-threaded processor |
| US7810093B2 (en) * | 2003-11-14 | 2010-10-05 | Lawrence Livermore National Security, Llc | Parallel-aware, dedicated job co-scheduling within/across symmetric multiprocessing nodes |
| US7398403B2 (en) * | 2004-07-01 | 2008-07-08 | Matsushita Electric Industrial Co., Ltd. | Multiprocessor control apparatus, control method thereof, and integrated circuit |
| CN101048739A (zh) * | 2004-10-27 | 2007-10-03 | 松下电器产业株式会社 | 多处理器系统、同步控制装置及同步控制方法 |
| US7925791B2 (en) * | 2006-07-17 | 2011-04-12 | The Math Works, Inc. | Recoverable error detection for concurrent computing programs |
| US20090327354A1 (en) * | 2008-06-26 | 2009-12-31 | Microsoft Corporation | Notification and synchronization of updated data |
| CN101634979B (zh) * | 2008-07-22 | 2011-09-07 | 中国科学院计算技术研究所 | 一种满足SystemC语法的多核处理器 |
| CN100568247C (zh) * | 2008-07-22 | 2009-12-09 | 中国科学院计算技术研究所 | 一种满足systemC语法的多核处理器的事件处理单元组 |
| US8483196B2 (en) * | 2010-03-12 | 2013-07-09 | Qualcomm Incorporated | Methods and apparatus for supporting synchronization between groups of devices |
| CN106227693B (zh) * | 2010-10-15 | 2019-06-04 | 相干逻辑公司 | 多处理器系统中的通信禁用 |
| CN102200961B (zh) * | 2011-05-27 | 2013-05-22 | 清华大学 | 一种动态可重构处理器内子单元的扩展方法 |
| JP6122135B2 (ja) * | 2012-11-21 | 2017-04-26 | コーヒレント・ロジックス・インコーポレーテッド | 分散型プロセッサを有する処理システム |
| US9325329B2 (en) * | 2012-12-13 | 2016-04-26 | Coherent Logix, Incorporated | Automatic selection of on-chip clock in synchronous digital systems |
-
2013
- 2013-10-10 WO PCT/US2013/064366 patent/WO2014088698A2/en not_active Ceased
- 2013-10-10 EP EP13785989.8A patent/EP2929434B1/en active Active
- 2013-10-10 CN CN201380063373.7A patent/CN104823164B/zh active Active
- 2013-10-10 US US14/051,140 patent/US9323714B2/en active Active
- 2013-10-10 JP JP2015546462A patent/JP6317365B2/ja active Active
-
2016
- 2016-03-17 US US15/073,276 patent/US9558150B2/en active Active
-
2018
- 2018-03-29 JP JP2018063728A patent/JP6574865B2/ja active Active
Also Published As
| Publication number | Publication date |
|---|---|
| EP2929434A2 (en) | 2015-10-14 |
| JP6574865B2 (ja) | 2019-09-11 |
| US20140164735A1 (en) | 2014-06-12 |
| CN104823164A (zh) | 2015-08-05 |
| JP2016501414A (ja) | 2016-01-18 |
| JP2018116735A (ja) | 2018-07-26 |
| EP2929434B1 (en) | 2019-01-16 |
| US9558150B2 (en) | 2017-01-31 |
| WO2014088698A2 (en) | 2014-06-12 |
| CN104823164B (zh) | 2019-07-16 |
| US9323714B2 (en) | 2016-04-26 |
| US20160196234A1 (en) | 2016-07-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6574865B2 (ja) | 同期命令を含む処理システム | |
| US11928512B2 (en) | Quiesce reconfigurable data processor | |
| US11675734B2 (en) | Loop thread order execution control of a multi-threaded, self-scheduling reconfigurable computing fabric | |
| US11573796B2 (en) | Conditional branching control for a multi-threaded, self-scheduling reconfigurable computing fabric | |
| US11567766B2 (en) | Control registers to store thread identifiers for threaded loop execution in a self-scheduling reconfigurable computing fabric | |
| US11531543B2 (en) | Backpressure control using a stop signal for a multi-threaded, self-scheduling reconfigurable computing fabric | |
| US11868163B2 (en) | Efficient loop execution for a multi-threaded, self-scheduling reconfigurable computing fabric | |
| US11635959B2 (en) | Execution control of a multi-threaded, self-scheduling reconfigurable computing fabric | |
| US12182048B2 (en) | Multi-threaded, self-scheduling reconfigurable computing fabric | |
| CN103703427B (zh) | 同步第一处理单元和第二处理单元的处理装置和方法 | |
| US20230125149A1 (en) | Fractional Force-Quit for Reconfigurable Processors | |
| Lari et al. | Hierarchical power management for adaptive tightly-coupled processor arrays | |
| Suzuki et al. | Instruction rearrangement and path limitation for ALU cascading | |
| KR20090016643A (ko) | 비동기적 절전형 컴퓨터 | |
| WO2020108496A1 (zh) | 原子操作中的数据处理方法及装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160927 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20160927 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20160927 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20170823 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20170905 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20171205 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180109 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180115 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20180227 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20180329 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6317365 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |