CN104794090A - Remote terminal module - Google Patents
Remote terminal module Download PDFInfo
- Publication number
- CN104794090A CN104794090A CN201410028472.8A CN201410028472A CN104794090A CN 104794090 A CN104794090 A CN 104794090A CN 201410028472 A CN201410028472 A CN 201410028472A CN 104794090 A CN104794090 A CN 104794090A
- Authority
- CN
- China
- Prior art keywords
- data
- word
- remote terminal
- controller
- message
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Communication Control (AREA)
Abstract
The invention relates to a remote terminal module which comprises a host controller, a field-programmable gate array connected with the host controller, a transceiver connected with the field-programmable gate array and a transformer connected with the transceiver. The remote terminal module has the advantages that, the remote terminal module has different functions, communication under different protocols can be achieved, and the remote terminal module has good adaptability, and is high in reliability, simple in structure and convenient to maintain.
Description
Technical field
The present invention relates to communication technique field, refer more particularly to a kind of remote terminal module.
Background technology
MILSTD MIL-STD-1553B (interior of aircraft time-devision system instruction/response type multiplex data bus) is a kind of information transmission bus standard that US military aims at airborne equipment formulation, have many countries to refer to this standard in the world, what have has also formulated corresponding domestic standard (the corresponding standard of China is GJB289A-97).Its superiority, reliability, rationality have been widely used and have confirmed.In recent years, along with people are to 1553B bus awareness and understanding, the range of application of 1553B bus is progressively extended to the fields such as ground force, naval, space flight and even Industry Control from air force, but remote terminal modular structure more complicated of the prior art, function singleness, applicability is poor.
Summary of the invention
The object of this invention is to provide a kind of remote terminal module, to solve the above-mentioned deficiency of prior art.
The object of the invention is to be achieved through the following technical solutions:
The invention provides a kind of remote terminal module, this remote terminal module comprises console controller, the field programmable gate array be connected with described console controller, the transceiver be connected with described field programmable gate array, and the transformer be connected with described transceiver.
Preferably, described field programmable gate array comprises RT protocol controller, be connected with described RT protocol controller and the host interface connected for described auxiliary agent controller, that be connected with described RT protocol controller and transceiver controller for being connected with described transceiver, the inside single port RAM be connected with described RT protocol controller and internal dual port RAM.
Preferably, described RT protocol controller comprises BC-RT message processing module, RT-BC message processing module, RT-RT message processing module, broadcast process module and mode codeword processing module.
Beneficial effect of the present invention is: remote terminal module provided by the invention has different functions, can realize the communication under different agreements, has good applicability, and reliability is higher, structure is simple, be convenient to maintenance.
Accompanying drawing explanation
With reference to the accompanying drawings the present invention is described in further detail below.
Fig. 1 is the structured flowchart of the remote terminal module described in the embodiment of the present invention;
Fig. 2 is the structured flowchart of the field programmable gate array described in the embodiment of the present invention;
Fig. 3 is the structured flowchart of the RT protocol controller described in the embodiment of the present invention;
Fig. 4 is the operational scheme of the RT protocol controller described in the embodiment of the present invention;
Fig. 5 is that the RT protocol controller described in the embodiment of the present invention is responsible for receiving data module operational scheme.
Embodiment
As shown in Figure 1, a kind of remote terminal module described in the embodiment of the present invention, this remote terminal module comprises console controller, the field programmable gate array be connected with described console controller, the transceiver be connected with described field programmable gate array, and the transformer be connected with described transceiver.
Concrete, described field programmable gate array comprises RT protocol controller, be connected with described RT protocol controller and the host interface connected for described auxiliary agent controller, that be connected with described RT protocol controller and transceiver controller for being connected with described transceiver, the inside single port RAM be connected with described RT protocol controller and internal dual port RAM.Preferably, as shown in Figure 3, described RT protocol controller comprises BC-RT message processing module, RT-BC message processing module, RT-RT message processing module, broadcast process module and mode codeword processing module.
Wherein, host interface part is used for realizing the data communication (comprising configuration feature register, storehouse, data field pointer and read-write 1553B protocol data etc.) of console controller and 1553B protocol module;
RT protocol controller part is used for remote terminal (RT) function realized in MIL-STD-1553B agreement;
1553B data storage section is divided into dual port RAM and single port RAM two parts, and wherein dual port RAM is used for depositing storehouse, data pointer, initial status word, mode code data.Single port RAM is used for depositing storehouse, data block, illegal command table;
1553B transceiver controller part completes the interface with 1553B transceiver (Hi-1573), is used for sending and receiving the message meeting 1553B protocol format.
Host interface partial design;
The signal definition of host interface part;
Host interface part is the part of carrying out data communication with console controller, the interface signal of this part as shown:
Table 1 host interface table
Internal configuration registers is introduced:
RT_WPSTACK:RT receives SP;
RT_WPDATA:RT receives data field pointer register;
RT_RPSTACK:RT sends SP;
RT_RPDATA:RT sends data field pointer register;
RTEN:RT enable register;
Time_out_set: time-out time arranges register;
RTCFG:RT configuration register;
CMDR: command register;
STR: status register.
RT protocol controller forms:
RT protocol controller part is the core of module, is used for remote terminal (RT) function realized in MIL-STD-1553B agreement, the composition of this part as indicated at 3:
Wherein, the reception command word that BC-RT message processing module: RT reception BC sends and stated number destination data word, beam back a status word to BC after verification message.Command word and data word receive not have the conitnuous forms of word space.
RT-BC message processing module: RT receives the transmission command word that BC sends, and beams back a status word to BC, succeeded by stated number destination data word after examining command word.Status word and data word send not have the conitnuous forms of word space.
RT-RT message processing module: RT is as the receiving end (similar BCRT message) of RT RT message; RT is as the transmitting terminal (similar RTBC message) of RTRT message
BC-RT message processing module (broadcast): RT receives reception command word and the stated number destination data word that an address field sending of BC is " 11111 ", by the broadcasting instructions received bit set in status word but not loopback status word after verification message.Command word and data word receive not have the conitnuous forms of word space.
RTRT message processing module (broadcast): RT is as the receiving end of RTRT message.
Mode codeword processing module: module achieves " synchronous not with data word ", " send laststate word ", " transmitter closedown ", " cancel transmitter to close ", " forbid end mark position ", " end mark position is forbidden in cancellation ", " transmission vector font ", " band data word synchronous ", " sending a upper instruction word " mode code function.
Mode codeword processing module (broadcast): module achieves " synchronous not with data word ", " transmitter closedown ", " cancelling transmitter to close ", " forbidding end mark position ", " end mark position is forbidden in cancellation ", " band data word synchronous " broadcast mode code function.
Mode code allocation table is as shown in the table:
Table 2:
Concrete, synchronous (00001) not with data word: after RT receives this mode instruction, by time tag counter O reset, thus complete the synchronous of the total built-in unit of 1553B.
Send laststate word (00010): after RT receives this instruction, beam back the status word in the upper efficient message that this terminal receives.Status word is not upgraded when performing which code operation.
Transmitter cuts out (00100): this instruction only uses in two remaining bus system.Be used for making RT close the transmitter be connected with remaining bus.
Cancel transmitter and close (00101): this instruction only uses in two remaining bus system.Be used for making remote terminal start previous buttoned-up transmitter.
Forbid end mark position (00110): end mark position in RT forces to be set to logical zero by this instruction.
Cancel and forbid end mark position (00111): this instruction is used for cancelling the prohibiting function of " forbidding end mark position ".
Send vector font (10000): RT can loopback data word pre-set after receiving this mode instruction.
Synchronous (10001) with data word: data word content is write time tag counter after receiving this mode instruction by RT, thus completes the synchronous of bus.
Send a upper instruction word (10010): after RT receives this mode instruction, using the instruction word in a upper efficient message as the data word loopback of message to BC, do not upgrade status word when performing which code operation.
RT operational scheme in 1553B protocol module.
RT is responsible for sending data module operational scheme, sees Fig. 4:
Send after data command when RT receives one, first command word is saved in and sends transmission command word register in storehouse (sending storehouse is that every bar message is distributed 8 address spaces and deposited stacked data);
Found the address (5 bit address+5 bit sub address have 1024 addresses and subaddressing combination) of deposit data by the address of this command word and subaddressing in a lookup table, and it is saved in the message blocks address register sent in storehouse;
Sense data is sent by message blocks address register by RT, and sense data number is determined by the position that counts of the data word in ordering;
If arranged, to read message blocks be single buffer pattern, and the read data pointer so in look-up table can not be rewritten, and sends data next time and also to fetch data from identical address transmission.If arranging and reading message blocks is circular buffering pattern, read data pointer so in look-up table will be updated after all data words of every bar message send, point to the position of reading the last address pointer+1 of message blocks, send next time data just from then on address to fetch data transmission, if read data district is full, then pointer automatically returns to data field reference position;
Re-write after RT reads stack pointer+8 in this register simultaneously and (if send stack full, then automatically return to the reference position of storehouse), and the RT block status register sent in storehouse, time tag register are upgraded.
RT is responsible for receiving data module operational scheme, sees Fig. 5:
Receive after data command when RT receives one, first command word is saved in and receives reception command word register in storehouse (receiving storehouse is that every bar message is distributed 8 address spaces and deposited stacked data);
RT being write data pointer is stored in the message blocks address register receiving storehouse;
The data word received is write on the corresponding position, reception data field of message blocks address register sensing by RT, and the data amount check of reception is determined by the data numeration position in command word;
Write data pointer will be updated after receiving all data words of every bar message, point to and write data address+1 position, if it is full to write data field, then pointer automatically returns to data field reference position;
Re-write after RT writes stack pointer+8 in this register simultaneously and (if receive stack full, then automatically return to the reference position of storehouse), and the RT block status register received in storehouse, time tag register are upgraded.
1553B data storage section designs
1553B data storage section adopts FPGA internal storage unit to realize, and is divided into dual port RAM and single port RAM two parts.
Wherein dual port RAM (2K*32bit): read SP for storing RT, look-up table read data pointer register, RT writes SP, write data pointer register, the upper status word of an efficient message loopback and the initial value of current state word, need the data word receiving and send in mode code.
RT reads SP: be used in reference to the first address to sending for 8 address spaces of message distribution in storehouse.
Look-up table read data pointer register: 5 bit address+5 bit sub address, has 1024 combinations, and each pointed needs the first address sending data.
RT writes SP: be used in reference to the first address to receiving for 8 address spaces of message distribution in storehouse.
Write data pointer register: be used in reference to the first address be put into the data received in data block.
The initial value of laststate word and current state word: the status word returned storing the upper efficient message that RT receives in laststate word, for " sending out laststate word " mode instruction is used.The initial value of current state word is that RT can by " the end mark position " in status word when initialization, " subsystem identification position ", and " busy position ", " service request bit ", " means of testing position " puts 1, thus passes to BC when loopback status word.
Mode code data: for the data word (mode instruction at most only band 1 data word of all band data) in storage mode instruction;
Single port RAM (16K*16bit): for storing illegal command table, sends storehouse, read data block, receives storehouse, writes data block.
Illegal command table: the command set of any T/R position, subaddressing, data amount check by configuration illegal command table, can be become illegal command by master control.If RT protocol controller have received illegal command, then by the message error position 1 in status word, and can select whether to receive data.
Send storehouse: sending storehouse is that every bar message distributes 8 address spaces, for storing the information sending data-message.
Read data block: for storing the data that RT needs to send, write by console controller.
Receive storehouse: receiving storehouse is that every bar message distributes 8 address spaces, for storing the information receiving data-message.
Write data block: for storing the data that RT needs to receive, read by console controller.
1553B transceiver controller partial design;
1553B transceiver controller is responsible for correct reception and is sent the command word, data word, the status word that meet 1553B bus protocol form.
1553B transceiver controller part is the part of carrying out data communication with 1553B transceiver (Hi-1573), the interface signal of this part as shown:
Table 31553B transceiver controller interface table
Data send: 1553B signal adopts Manchester II type alternating binary coding, and speed is 1Mbit/s, so each is made up of 0.5us high level and 0.5us low level.1553B transceiver controller adopts 2MHz clock to send data word or status word;
Data receiver: to accept filter and reception is sampled as committed step.
Accepting filter, employing 40MHz clock is double samples to received signal, if sampled value is different, then thinks to there is burr in Received signal strength, and is filtered out (the method can filter out in signal the burr being less than 25ns).
Receiving sampling adopts 40MHz clock to sample to filtered signal, counter carries out+1 counting at rising edge clock, if Received signal strength changes or Counter Value equals 19 hour counters clearings, the reception data under adopting when counter equals 15 think valid data, and are received.
Reliability design
Module research and development are carried out on the pci_1553B multifunction card product basis of maturation, reduces the risk of research and development, enhance the reliability of system;
The hardware description language of employing standard designs;
Modular design, convenient transplanting and amendment;
Sufficient emulation testing is carried out to each module;
Build the 1553B bus test platform of standard, carry out sufficient board level test to 1553B protocol module, concrete testing process can provide when product is paid;
Carry out RT validity test to the content that 1553B protocol module specifies according to the Part I " remote terminal validity test method " of GJB5186, test event comprises:
The RT operation required
The response of instruction---checking RT correctly responds the ability of the various order of BC;
Interval between message---checking RT is to the responding ability of minimum message interval time between message;
Transfer rate---checking RT sends interval between message continuously to BC and is only the ability to accept of the message of 7us ± 3us;
Error injection---checking RT is to the processing power that there is mistake in message;
UUT is to the responding ability of mode instruction in the mode instruction required---checking;
RT address uniqueness---checking UUT uniquely determines ability to the RT address that may distribute;
Optionally RT operation
Synchronously;
Forbid that end mark position is forbidden in end mark position and cancellation;
Send vector font;
Status word;
As can be seen from foregoing description, the remote terminal module that this enforcement provides has different functions, can realize the communication under different agreements, has good applicability, and reliability is higher, structure is simple, be convenient to maintenance.
The present invention is not limited to above-mentioned preferred forms; anyone can draw other various forms of products under enlightenment of the present invention; no matter but any change is done in its shape or structure; every have identical with the application or akin technical scheme, all drops within protection scope of the present invention.
Claims (3)
1. a remote terminal module, is characterized in that, comprises console controller, the field programmable gate array be connected with described console controller, the transceiver be connected with described field programmable gate array, and the transformer be connected with described transceiver.
2. remote terminal module according to claim 1, it is characterized in that, described field programmable gate array comprises RT protocol controller, be connected with described RT protocol controller and the host interface connected for described auxiliary agent controller, that be connected with described RT protocol controller and transceiver controller for being connected with described transceiver, the inside single port RAM be connected with described RT protocol controller and internal dual port RAM.
3. remote terminal module according to claim 1, is characterized in that, described RT protocol controller comprises BC-RT message processing module, RT-BC message processing module, RT-RT message processing module, broadcast process module and mode codeword processing module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410028472.8A CN104794090A (en) | 2014-01-22 | 2014-01-22 | Remote terminal module |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410028472.8A CN104794090A (en) | 2014-01-22 | 2014-01-22 | Remote terminal module |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104794090A true CN104794090A (en) | 2015-07-22 |
Family
ID=53558891
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410028472.8A Pending CN104794090A (en) | 2014-01-22 | 2014-01-22 | Remote terminal module |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104794090A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110704355A (en) * | 2019-09-23 | 2020-01-17 | 天津津航计算技术研究所 | Method for receiving and processing 1553B bus data by using dual-port RAM |
| CN111813734A (en) * | 2020-06-15 | 2020-10-23 | 上海航天计算机技术研究所 | 1553B bus communication method and system without message interval limitation |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070268973A1 (en) * | 2006-05-22 | 2007-11-22 | John Fanson | Data communications system and method of data transmission |
| CN101692647A (en) * | 2009-10-12 | 2010-04-07 | 清华大学 | Tunnel forwarding system in which IPv4 packets are encapsulated by IPv6 head in router |
| CN102035658A (en) * | 2010-11-26 | 2011-04-27 | 北京航空航天大学 | High-speed 1553B fiber bus IP core |
| CN202453880U (en) * | 2011-10-28 | 2012-09-26 | 中国航天科工集团第三研究院第八三五七研究所 | FPGA (field programmable gate array)-based low-cost 1553B bus interface circuit |
| CN102831096A (en) * | 2012-08-17 | 2012-12-19 | 中国科学院空间科学与应用研究中心 | 1553B bus protocol IP (Intellectual Property) core |
| CN103036873A (en) * | 2012-11-29 | 2013-04-10 | 北京无线电测量研究所 | Protocol conversion device for space bus and 1553B bus |
| CN103198042A (en) * | 2013-04-22 | 2013-07-10 | 哈尔滨工业大学 | PCI (programmable communications interface) aviation serial bus board and dynamic data loading processing method |
-
2014
- 2014-01-22 CN CN201410028472.8A patent/CN104794090A/en active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070268973A1 (en) * | 2006-05-22 | 2007-11-22 | John Fanson | Data communications system and method of data transmission |
| CN101692647A (en) * | 2009-10-12 | 2010-04-07 | 清华大学 | Tunnel forwarding system in which IPv4 packets are encapsulated by IPv6 head in router |
| CN102035658A (en) * | 2010-11-26 | 2011-04-27 | 北京航空航天大学 | High-speed 1553B fiber bus IP core |
| CN202453880U (en) * | 2011-10-28 | 2012-09-26 | 中国航天科工集团第三研究院第八三五七研究所 | FPGA (field programmable gate array)-based low-cost 1553B bus interface circuit |
| CN102831096A (en) * | 2012-08-17 | 2012-12-19 | 中国科学院空间科学与应用研究中心 | 1553B bus protocol IP (Intellectual Property) core |
| CN103036873A (en) * | 2012-11-29 | 2013-04-10 | 北京无线电测量研究所 | Protocol conversion device for space bus and 1553B bus |
| CN103198042A (en) * | 2013-04-22 | 2013-07-10 | 哈尔滨工业大学 | PCI (programmable communications interface) aviation serial bus board and dynamic data loading processing method |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110704355A (en) * | 2019-09-23 | 2020-01-17 | 天津津航计算技术研究所 | Method for receiving and processing 1553B bus data by using dual-port RAM |
| CN110704355B (en) * | 2019-09-23 | 2022-10-28 | 天津津航计算技术研究所 | Method for receiving and processing 1553B bus data by using dual-port RAM |
| CN111813734A (en) * | 2020-06-15 | 2020-10-23 | 上海航天计算机技术研究所 | 1553B bus communication method and system without message interval limitation |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN202275120U (en) | ETC fault monitoring device | |
| CN110213143A (en) | A kind of 1553B bus IP Core and monitoring system | |
| CN102724122B (en) | Reliable serial port transmission method and device based on hardware system | |
| CN103823785B (en) | Multi-way ARINC429 data transmit-receive circuit structure based on development of DSP and CPLD | |
| CN203151539U (en) | AFDX terminal system virtual link layer IP core | |
| CN103024042A (en) | Avionics full duplex switched Ethernet (AFDX) terminal protocol stack, and data receiving and sending method thereof | |
| CN104794090A (en) | Remote terminal module | |
| CN101986613B (en) | All-purpose asynchronous serial communication controller | |
| CN103428099B (en) | A kind of method of universal multi-core network processor flow control | |
| CN106658466B (en) | Beidou-based high-frequency information communication system and method | |
| CN103107862B (en) | Logical device and MDIO data transmission method for uplink thereof | |
| CN202676907U (en) | Multichannel weather radar data collecting device | |
| CN102750240B (en) | Channel extension method based on embedded MCU (Microprogrammed Control Unit) | |
| CN203746067U (en) | Multi-path ARINC 429 data receiving and transmitting circuit structure based on DSP and CPLD development | |
| CN202374285U (en) | Real-time data communication system employing programmable logic controller | |
| CN102868648A (en) | Method, slave unit and system for transmitting data | |
| CN204695304U (en) | A kind of 1553B Bus PC 104 interface board | |
| CN105389282A (en) | Communication method of processor and ARINC429 bus | |
| CN100444595C (en) | A method of master-slave equipment communication | |
| CN107404623A (en) | The remote receiver and method of multipoint location system based on CPCI frameworks | |
| CN103309826B (en) | Compatible Ethernet and PXI Multi-serial port data management method | |
| CN103209105A (en) | Communication device and method for rail transit vehicles | |
| CN107276845B (en) | A kind of real time data dispatching method with fault tolerance of field of track traffic | |
| CN103995475B (en) | A kind of flexible embedded equipment under test simulator | |
| CN207636975U (en) | A kind of antenna microwave control system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| EXSB | Decision made by sipo to initiate substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20150722 |
|
| RJ01 | Rejection of invention patent application after publication |