CN104782118A - Video playing apparatus and method - Google Patents

Video playing apparatus and method Download PDF

Info

Publication number
CN104782118A
CN104782118A CN201380058680.6A CN201380058680A CN104782118A CN 104782118 A CN104782118 A CN 104782118A CN 201380058680 A CN201380058680 A CN 201380058680A CN 104782118 A CN104782118 A CN 104782118A
Authority
CN
China
Prior art keywords
shrink
video data
clock
unit
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201380058680.6A
Other languages
Chinese (zh)
Other versions
CN104782118B (en
Inventor
严卫健
刘俊秀
王雅君
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Kaiyang Electronics Co ltd
Arkmicro Technologies Inc
Original Assignee
Shenzhen Kaiyang Electronics Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Kaiyang Electronics Co ltd filed Critical Shenzhen Kaiyang Electronics Co ltd
Priority to CN201380058680.6A priority Critical patent/CN104782118B/en
Publication of CN104782118A publication Critical patent/CN104782118A/en
Application granted granted Critical
Publication of CN104782118B publication Critical patent/CN104782118B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0135—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving interpolation processes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0105—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level using a storage device with different write and read speed
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/41—Structure of client; Structure of client peripherals
    • H04N21/426—Internal components of the client ; Characteristics thereof
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/4302—Content synchronisation processes, e.g. decoder synchronisation
    • H04N21/4305—Synchronising client clock from received content stream, e.g. locking decoder clock with encoder clock, extraction of the PCR packets
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/44—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream, rendering scenes according to MPEG-4 scene graphs
    • H04N21/44004—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream, rendering scenes according to MPEG-4 scene graphs involving video buffer management, e.g. video decoder buffer or video display buffer

Abstract

The present invention proposes a video playing apparatus and method. The apparatus comprises: a line buffer control unit, used to receive input first video data; a line buffer unit, used to buffer the first video data written by the line buffer control unit, where storage space of the line buffer unit is storage space of at least 2n lines; a first weighting unit, used to read the first video data in the line buffer unit, and perform first weighting processing on the first video data to acquire played second video data in the vertical direction; a point buffer unit, used to buffer the second video data written by the first weighting unit; a second weighting unit, used to read the second video data in the point buffer unit, and perform second weighting processing on the second video data to acquire played third video data in the horizontal direction; a locking unit, used to buffer the third video data written by the second weighting unit; and a clock generation unit, used to acquire an input clock of the first video data, send the input clock to the line buffer control unit for use as a write clock for the line buffer control unit, acquire a playing clock according to the input clock and a playing proportion, and send the playing clock to the line buffer unit, the point buffer unit, and the locking unit for use as a read/write clock for the line buffer unit, the point buffer unit, and the locking unit.

Description

Video playing apparatus and method
Video scaling apparatus and method
Technical field
It is more particularly to a kind of to put apparatus and method depending on Pin Shrink the invention belongs to technical field of video processing.Background technology
Traditional depending in Pin Shrink put the design of device, including in horizontal direction and vertical direction on arbitrary proportion Shrink put.Shi Xian Shrink put simplest method：Directly abandon the length of the small rows of pixel Lai Shrink in proportion in the horizontal direction, or capable length is amplified by the duplication of pixel；Row data are abandoned or replicated in vertical direction and are put to show Shrink in fact.Zhe Zhong Shrink let off journey due to not doing any filtering process, therefore serious distortion or even deformation occurs in video image, and this is unacceptable in Video processing.
The problem of can solving above-mentioned video image distortion using interpolation processing, interpolation processing is that contiguous pixels point is weighted in the horizontal direction, obtains new pixel, only needs to store continuous several pixels in realization.Interpolation processing is that the corresponding pixel points of continuous several rows in vertical direction are weighted in vertical direction, and this is accomplished by a few every trade buffers and adjacent a few row video datas are stored.But, only row buffer is inadequate, because also needing to be weighted after some row video datas are stored, and the computing of next line could be continued after the complete output a line of computing.This there is a problem for continuous video data stream, is exactly that row buffer is had to wait for after the complete a line video data output of computing, could receive the video data input of next line.But input is continuous, and the speed that such as row buffer is exported is inconsistent with inputting, then input data can lose or wrong row, so as to cause video image distortion.Due to video data stream input rate and display output speed it is inconsistent be it is inevitable, therefore, the video data of input must first be stored in design.Keeping output display video refresh rate consistent with input, i.e., field frequency it is consistent in the case of, it is ensured that not losing data will store to whole field data.One needs to deposit hundreds of row video datas, is so accomplished by a sheet of SDRAM (Synchronous Dynamic Random Access Memory, synchronous DRAM）To store, this can take substantial amounts of chip area, cause the substantial increase of cost.The content of the invention
The purpose of the present invention is intended at least solve one of above-mentioned technical problem to a certain extent.
Therefore, first purpose of the present invention be to propose it is a kind of put device depending on Pin Shrink, the device, as the caching of video data and fault-tolerant, realizes excellent Video processing effect, and reduce cost using the line buffer unit of at least 2 η memory space.
Therefore, second object of the present invention is to propose a kind of to put method depending on Pin Shrink.
Therefore, third object of the present invention is to propose a kind of storage medium. To achieve these goals, first aspect present invention embodiment depending on Pin Shrink puts device, including：Row caching control unit, the first video data for receiving input；Line buffer unit, first video data for caching the row caching control unit write-in, wherein, the memory space of the line buffer unit is the memory space of at least 2 η rows, pixel number needed for when wherein η put in processing interpolation processing every time Wei Shrink, often go the memory space size for the memory space needed for often capable first video data size；First weighted units, for reading first video data in the line buffer unit, and carry out the first weighting processing to first video data to obtain the second video data after Shrink is put on vertical direction；Point cache unit, second video data for caching the first weighted units write-in；Second weighted units, for reading second video data in the point cache unit, and carry out the second weighting processing to second video data to obtain Shui squares of the 3rd video data Xiang after being put Shang Shrink；Latch units, the 3rd video data for caching the second weighted units write-in；And clock generating unit, input clock for obtaining first video data, and send the input clock to the row caching control unit to write clock as the row caching control unit, and according to the input clock He Shrink, which puts ratio Huo Qu Shrink, puts clock, and Suo Shu Shrink are put into clock sent to the line buffer unit, point cache unit and latch units using the read-write clock as the line buffer unit, point cache unit and latch units.
The embodiment of the present invention depending on Pin Shrink puts device, the caching of video data and fault-tolerant is used as using the line buffer unit of at least 2 η memory space, and the configurable Shrink of adjustable offer put clock in proportion, put in input clock, inputting video data, Shrink realizes a kind of dynamic equilibrium between clock and output video data, realizes and excellent puts treatment effect depending on Pin Shrink；In addition, the SDRAM of a large amount of chip areas need not be taken, increased line buffer unit simply with 2 η rows much smaller for chip shared by the whole field video data of caching, greatly reduces the cost of whole chip, while being put depending on Pin Shrink for real-time arbitrary proportion can be realized.
In one embodiment of the invention, the memory space of the line buffer unit is the memory space of the rows of 2 η+1.In one embodiment of the invention, the clock generating unit is additionally operable to obtain the input clock of first video data, and obtains the input clock He Shrink puts the first product of ratio, and puts clock using first product as Suo Shu Shrink；Wherein, state Shrink and put ratio=(horizontal pixel points of the 3rd video data described in the vertical line number * of the 3rd video data）/ (the horizontal pixel points of the first video data described in the vertical line number * of first video data）.
In one embodiment of the invention, in addition to：Unit is corrected, the correction unit is used for the read-write state for monitoring the line buffer unit, and is corrected when the read-write state is abnormal.
In one embodiment of the invention, in addition to：Timing unit, the timing unit is used for Gen and puts clock generation row reading control signal according to Suo Shu Shrink, the row read the total length of control signal a cycle for from the line buffer unit Gen put ratio reading data line according to Suo Shu Shrink needed for time, wherein, if the low level interval of the row reading control signal/high level interval is interval for blanking, puts ratio according to stated Shrink in the interval interior root of the high level interval/low level and a line valid data are read from the line buffer unit. In one embodiment of the invention, the correction unit is additionally operable to be corrected according to the one or more in following rule：By adjusting the timing unit to adjust the total length that the row reads control signal a cycle；Or to adjust, Shu Shrink put the period/frequency of clock by adjusting the clock generating unit；Or adjustment Suo Shu Shrink put ratio.
In one embodiment of the invention, it is described to read the total length of control signal a cycle to adjust the row by adjusting the timing unit and be specially：The interval length of the adjustment blanking for reading control signal.
In one embodiment of the invention, the adjustment Suo Shu Shrink ratios of putting are specially：The Shrink for adjusting vertical direction puts ratio.
In one embodiment of the invention, the correction unit by the one or more in the following rule of adjustment specifically for being corrected：If read operation is too fast to be caused to catch up with write operation, the duration that the timing unit is then adjusted so that the row to be read to the correspondence level signal of blanking interval described in control signal increases by the first preset time period, if write operation is too fast to be caused to catch up with read operation, adjust the timing unit and the duration that the row reads the correspondence level signal of blanking interval described in control signal is reduced into by the first preset time period；Or cause to catch up with write operation if read operation is too fast, then adjust the clock generating unit Jiang Suo Shu Shrink put clock cycle increase the second preset time period/Jiang Suo Shu Shrink put clock frequency reduce the second preset value, if write operation is too fast to be caused to catch up with read operation, adjust the clock generating unit Jiang Suo Shu Shrink put clock cycle reduce the second preset time period/Jiang Suo Shu Shrink put clock frequency increase the second preset value；Or cause to catch up with write operation if read operation is too fast, then Suo Shu Shrink are put ratio reduction predetermined threshold value to reduce the step-length from line buffer unit reading data, if write operation is too fast to be caused to catch up with read operation, Suo Shu Shrink are put ratio increase predetermined threshold value to increase the step-length from line buffer unit reading data.
In one embodiment of the invention, in addition to：Field filter unit, for being filtered to inputting first video data in the row caching control unit.
To achieve these goals, second aspect of the present invention embodiment depending on Pin Shrink puts method, comprises the following steps： S1 :The input clock of the first video data of input is obtained, and according to the input clock He Shrink, which puts ratio Huo Qu Shrink, puts clock；
S2:Judge the Chui Zhi Shrink in vertical direction put ratio m whether be more than n, wherein, n Wei Shrink put processing in every time interpolation processing when needed for pixel number； S3 :If it is, determining whether whether m is non-integer； S31 :If not, first video data of n rows is then write when writing data into line buffer unit every time, and give up first video data of m-n rows, wherein, the memory space of the line buffer unit is the memory space of at least 2 η rows, wherein, often go the memory space size for the memory space needed for often capable first video data size； S32:If, then often after first video data of storage η rows, give up first video data of Iml-n rows, and add up m-n fractional part to obtain aggregate-value, when the aggregate-value reaches 1, give up first video data of lml-n+1 rows, and the accumulative total is reset, and the S32 is repeated in first video data of every storage n rows; S4:If it is not, then writing first video data of n rows when writing data into line buffer unit every time； S5 :The first weighting processing is carried out to first video datas of n rows and is regarded with obtaining second after Shrink is put on vertical direction Frequency evidence； S6 :The second weighting processing is carried out to second video data to obtain Shui squares of the 3rd video data Xiang after being put Shang Shrink； S7 :Export the 3rd video data.
The embodiment of the present invention depending on Pin Shrink puts method, the caching of video data and fault-tolerant is used as using the line buffer unit of at least 2 η memory space, and the configurable Shrink of adjustable offer put clock in proportion, put in input clock, inputting video data, Shrink realizes a kind of dynamic equilibrium between clock and output video data, realizes and excellent puts treatment effect depending on Pin Shrink.
In one embodiment of the invention, the step S1 includes：The input clock is obtained He Shrink puts the first product of ratio, and puts clock using first product as Suo Shu Shrink；Wherein, state Shrink and put ratio=(horizontal pixel points of the 3rd video data described in the vertical line number * of the 3rd video data）I (the horizontal pixel points of the first video data described in the vertical line number * of first video data）.
In one embodiment of the invention, the data writing operation read in data manipulation and S5 in the step S3 and S4 is carried out for different row address spatial synchronizations.
In one embodiment of the invention, it is further comprising the steps of：The read-write state of the line buffer unit is monitored, and is corrected when the read-write state is abnormal.
In one embodiment of the invention, it is further comprising the steps of：Gen puts clock generation row according to Suo Shu Shrink and reads control signal, the row read the total length of control signal a cycle for from the line buffer unit Gen put ratio reading data line according to Suo Shu Shrink needed for time, wherein, if the low level interval of the row reading control signal/high level interval is interval for blanking, puts ratio according to stated Shrink in the interval interior root of the high level interval/low level and a line valid data are read from the line buffer unit.
In one embodiment of the invention, it is corrected according to the one or more in following rule：Adjust the total length that the row reads control signal a cycle；Or adjustment Suo Shu Shrink put the period/frequency of clock；Or the adjustment Chui Zhi Shrink put ratio.
In one embodiment of the invention, the total length of the adjustment reading control signal a cycle is specially：The interval length of the adjustment blanking for reading control signal.
In one embodiment of the invention, the adjustment Suo Shu Shrink ratios of putting are specially：The Shrink for adjusting vertical direction puts ratio.
In one embodiment of the invention, it is corrected and specifically includes according to the one or more in following rule：If read operation is too fast to be caused to catch up with write operation, the duration that the row then is read into the correspondence level signal of blanking interval described in control signal increases by the first preset time period, if write operation is too fast to be caused to catch up with read operation, the duration that the row is read into the correspondence level signal of blanking interval described in control signal reduces by the first preset time period；Or cause to catch up with write operation if read operation is too fast, then Jiang Suo Shu Shrink put clock cycle increase the second preset time period/Jiang Suo Shu Shrink put clock frequency reduce the second preset value, if write operation is too fast to be caused to catch up with read operation, Suo Shu Shrink are put into clock The second preset time period of the cycle reduction // Suo Shu Shrink frequencies for putting clock are increased into by the second preset value；Or cause to catch up with write operation if read operation is too fast, then Suo Shu Shrink are put ratio reduction predetermined threshold value to reduce the step-length from line buffer unit reading data, if write operation is too fast to be caused to catch up with read operation, Suo Shu Shrink are put ratio increase predetermined threshold value to increase the step-length from line buffer unit reading data.
In one embodiment of the invention, also include before step S1：The filtering of vertical direction is carried out to first video data.
To achieve these goals, the storage medium of third aspect present invention embodiment is used to store application program, and the application program is used to perform to put method depending on Pin Shrink described in second aspect of the present invention embodiment.
The additional aspect of the present invention and advantage will be set forth in part in the description, and partly will become apparent from the description below, or be recognized by the practice of the present invention.Brief description of the drawings
Of the invention above-mentioned and/or additional aspect and advantage will be apparent and are readily appreciated that from the following description of the accompanying drawings of embodiments, wherein：
Fig. 1 is the schematic diagram that device is put depending on Pin Shrink of prior art；
Fig. 2 is the structured flowchart that device is put depending on Pin Shrink of one embodiment of the invention；
The schematic diagram of interpolation point in bi-cubic interpolation algorithms of the Fig. 3 used in the embodiment of the present invention；
The schematic diagram of interpolation step-length in bi-cubic interpolation algorithms of the Fig. 4 used in the embodiment of the present invention；
Fig. 5 for the embodiment of the present invention depending on Pin Shrink put Qian He Shrink put after image size variation schematic diagram；
Fig. 6 is the structural representation of the first weighted units 104 and/or the second weighted units 107；
Fig. 7 is the structured flowchart that device is put depending on Pin Shrink of another embodiment of the present invention；
Fig. 8 is the structured flowchart that device is put depending on Pin Shrink of another embodiment of the invention；
Fig. 9 is the flow chart that method is put depending on Pin Shrink of one embodiment of the invention.Embodiment
Embodiments of the invention are described below in detail, the example of the embodiment is shown in the drawings, wherein same or similar label represents same or similar element or the element with same or like function from beginning to end.The embodiments described below with reference to the accompanying drawings are exemplary, is only used for explaining the present invention, and is not construed as limiting the claims.
In the description of the invention, it is to be understood that term " first ", " second " etc. are only used for describing purpose, and it is not intended that indicating or implying relative importance.In the description of the invention, it is necessary to which explanation, unless otherwise clearly defined and limited, term " connected ", " connection " should be interpreted broadly, for example, it may be mechanically connecting or electrically connecting；Can be joined directly together, can also be indirectly connected to by intermediary.For the general of this area For logical technical staff, the concrete meaning of above-mentioned term in the present invention can be understood with concrete condition.In addition, in the description of the invention, unless otherwise indicated, " multiple " are meant that two or more.
Any process described otherwise above or method description are construed as in flow chart or herein, represent to include the module of the code of one or more executable instructions for the step of realizing specific logical function or process, fragment or part, and the scope of the preferred embodiment of the present invention includes other realization, wherein can not be by order that is shown or discussing, including according to involved function by it is basic simultaneously in the way of or in the opposite order, carry out perform function, this should be understood by embodiments of the invention person of ordinary skill in the field with reference to following description and accompanying drawing, it will be clear that these and other aspects of embodiments of the invention.These description and accompanying drawing in, specifically disclose some particular implementations in embodiments of the invention, come represent implement embodiments of the invention principle some modes, but it is to be understood that the scope of embodiments of the invention is not limited.On the contrary, embodiments of the invention include all changes, modification and the equivalent fallen into the range of the spirit and intension of attached claims.
In order to solve when video Shrink before mesh puts processing, it is necessary to sheet SDRAM stores video data, to cause to take substantial amounts of chip area, so that the problem of cost rolls up to the storage organization of video data, it is necessary to carry out simplifying setting.
Fig. 1 is the schematic diagram that device is put depending on Pin Shrink of prior art.As shown in figure 1, prior art is put device depending on Pin Shrink and included：Two row FIFO (First Input First Output, First Input First Output）Buffer 1-1, six row buffers（Linel to Line6) 1-2, shift register（Shift register) 1-3 and phaselocked loop（PLL, Phase Locked Loop) l-4.The video data inputted in real time using two row FIFO buffer 1-1 and six row buffer 1-2 cachings, and coordinate the configurable Shrink of phaselocked loop 1-4 outputs to put clock to complete to put depending on Pin Shrink.Specifically, the video data (input) of input is inputted to six row buffer 1-2 by FIFO buffer 1-1, and by the weighting processing input in vertical direction into shift register 1-3, and export the video data scaler output after Zhong Shrink are put through the weighting processing in horizontal direction.Wherein, clk_video represents input clock, and clk_scale Biao Shi Shrink put clock, and phaselocked loop 1-4 is used to put clock clk_scale according to the configurable Shrink of input clock clk_video outputs.
But, there is problems with the above method：Due to six row buffers altogether, treatment effect is not good, it is impossible to meet real-time requirement.For example, the video data of four rows is needed when Shrink puts computing if using double legislation interpolation ,, and after the output of a line video data has been handled, the DSR of most only remaining two rows cachings, therefore the requirement of video real-time can not be met.
Therefore, embodiments of the invention proposition is a kind of to put apparatus and method depending on Pin Shrink.Device is put and is cached using a plurality of buffer the video data inputted in real time depending on Pin Shrink.Specifically describe with reference to the accompanying drawings.
Fig. 2 is the structured flowchart that device is put depending on Pin Shrink of one embodiment of the invention.As shown in Fig. 2 putting device depending on Pin Shrink includes：Row caching control unit 102, line buffer unit 103, the first weighted units 104, point cache unit 106, the second weighted units 107, latch units 108 and clock generating unit 105.
Specifically, row caching control unit 102 is used for the first video data for receiving input.For example, input represents defeated The first video data entered.
Line buffer unit 103 is used for the first video data that cache lines caching control unit 102 writes, wherein, the memory space of line buffer unit 103 is the memory space of at least 2 η rows, pixel number needed for when wherein η put in processing interpolation processing every time Wei Shrink, often size of the size of row memory space for the memory space needed for the often video data of row first.
For example, if using double cube method interpolation, a unknown pixel point is calculated by 4 known pixels point interpolations, as shown in figure 3, Yi Shrink put ratio 5:Exemplified by 4, it is assumed that the position of interpolation pixel is at 0 point, and interpolation pixel 4 pixel interpolation calculations will be obtained around it.0 point of position is located at Ρ 2 forever, between 3 points of Ρ, 0 point can with Ρ 2 points overlap.0 point of value out is inserted by following formula（1) determine：
0 = Pl*hl + P2*h2 + P3*h3 + P4*h4 ( 1 )
Wherein, P1 P4 are original image vegetarian refreshments, hi！4 be corresponding coefficient.Here coefficient is determined by look-up table, one bit of 256 X 8 of each corresponding coefficient correspondence table, so needing the X 8bit memory cell of 4 X 256 to deposit coefficient altogether.The Shrink ratios of putting are the step-length pace of bi-cubic interpolation:The ο of pace=5/4=1.25 takes the unit distance between preimage vegetarian refreshments to be 1, then the relation for the new pixel that preimage vegetarian refreshments comes out with interpolation is as shown in Figure 4.
In one embodiment of the invention, the memory space of line buffer unit 103 is the memory space of the rows of 2 η+1.In one embodiment of the invention, if using double cube method interpolation, η is equal to 4, and the memory space of line buffer unit 103 is the memory space of at least 8 rows.Preferably, in another embodiment of the present invention, the memory space of line buffer unit 103 is the memory space of 9 rows.
Specifically, the course of work of the line buffer unit 103 of the embodiment of the present invention is illustrated by taking 9 row buffers as an example, line buffer unit 103 includes 9 row buffers i.e. memory space（Linel to Line9) it is used for the video data that sequential storage is inputted, while 4 row buffers in 9 are field direction（That is vertical direction）Bi-cubic interpolation computing provide data.According to the sequential of output video data, it is necessary to when video data is exported, necessarily take 4 row buffers to export, now, 5 row buffers in addition can store the video data of input for continuation.The line frequency of the line frequency of inputting video data and output video data determines 9 row buffer inputs, output timings.In one embodiment of the invention, by taking the amplification that vertical direction makees 2 times as an example, the time of a line video data is exported to input twice of a line video data, therefore 2 row video datas have also inevitably been incorporated into 2 row buffers when output a line video data is complete, when being exported as next line video data, the video data of input can be just cached with ensuing 4 row buffers, wherein, including stored 2 row buffers of video data.It should be appreciated that specifically with any 4 row buffers must by field direction step-length（Ji Shrink put ratio）Determine, will in detail be described in subsequent embodiment.
It is to be further understood that above-described embodiment exemplified by double cube method interpolation using illustrating, in specific implementation process, interpolation algorithm can also be defined herein using other interpolation algorithms.
In addition, row caching control unit 102 is by providing the read-write initial signal of line buffer unit 103, reading and writing clock (i.e. input clock）Realize the buffer control to line buffer unit 103.
To ensure that line buffer unit 103 can be written and read processing simultaneously, and progress arbitrary proportion Shrink put processing, the memory space of line buffer unit 103 is at least 2 η rows, it should be understood that, the memory space of line buffer unit 103 is not limited to 2 η rows, for example, can be the rows of 2 η+1, the rows of 2 η+2.In one embodiment of the invention, the storage size of line buffer unit 103 needs to consider area occupied and meets the requirement that Ren meanings are put Bi Li Shrink, when space is bigger, requirement then to sequential is relatively low, because fault-tolerant processing can be done with remaining row buffer, to ensure certain error allowed band, input and output is set to more easily reach balance.Simultaneously in video data format, the characteristics of effective display data is not transmitted in horizontal blanking area and field blanking area adds the output length-adjustable mechanism of blanking zone, so that realizing that the regulation of balance is more flexible, but certainly, when memory space is more than 2 η, the chip area of occupancy is bigger.
First weighted units 104 are used to read the first video data in line buffer unit 103, and carry out the first weighting processing to the first video data to obtain the second video data after Shrink is put on vertical direction.
Point cache unit 106 is used for the second video data for caching the write-in of the first weighted units.
Second weighted units 107 are used to read the second video data in point cache unit 106, and carry out the second weighting processing to the second video data to obtain Shui squares of the 3rd video data Xiang after being put Shang Shrink.
Latch units 108 are used for the 3rd video data for caching the write-in of the second weighted units 107（output ) .
Clock generating unit 105 is used for the input clock for obtaining the first video data, and send input clock to row caching control unit 102 to write clock as row caching control unit 102, and according to input clock He Shrink, which puts ratio Huo Qu Shrink, puts clock, Shrink is put clock and sent to line buffer unit 103, point cache unit 106 and latch units 108 using the read-write clock as line buffer unit 103, point cache unit 106 and latch units 108 by Bing.
In one embodiment of the invention, clock generating unit 105 is additionally operable to obtain the input clock of the first video data, and obtains input clock He Shrink puts the first product of ratio, and the first product Zuo Wei Shrink are put into clock；Wherein, Shrink puts ratio=(horizontal pixel points of the vertical video datas of line number * the 3rd of the 3rd video data）I (the horizontal pixel points of the vertical video datas of line number * first of the first video data）.Wherein, the 3rd video data is the video data that device output is put depending on Pin Shrink（output ) .More specifically, in one embodiment of the invention, clock generating unit 105 includes two multipliers, or one three input multiplier, for example, realize that the flat Shrink of the water in input clock clk_video and horizontal direction puts ratio and the Vertical Square straight Shrink that hangs down upwards and puts the multiplication of ratio, obtain Shrink and put clock clk_SCaLe, specific calculating method method such as formula（2) shown in：
" , Hpixel' Vpixel' „ , λ
elk _ scale = x x elk _ video ( 2 )
Hpixel Vpixel
Wherein, Hpixel represents the first video data（The video data inputted）Horizontal pixel points, Vpixel represents the first video data（The video data inputted）Vertical line number；Hpixel ' represents the 3rd video data（The video data exported）Horizontal pixel points, Vpixel ' represent the 3rd video data（The video data exported）Vertical line number, Hpixel and Hpixel ' ratio is that the flat Shrink of water in horizontal direction puts ratio, Vpixel and Vpixel ' Ratio be that Chui Zhi Shrink in vertical direction put ratio, the product i.e. Wei Shrink that Shui Ping Shrink put ratio He Chui Zhi Shrink put ratio put ratio.
In addition, clock generating unit 105 can also realize configurable output clock, the structure is according to input clock clk_ by an adjustable phaselocked loop in proportionVide0Ratio is put with configurable Shrink, Qia Dang Shrink is obtained and puts clock clk_scale0
Schematic diagram as shown in Fig. 5, the video data of input through described in the embodiment of the present invention put device depending on Pin Shrink after the video data that is exported, certainly, Fig. 5 is the small schematic diagrames of Yi Zhong Shrink, and the video data of output can be the Fang great Huo Shrink small video data of arbitrary proportion.According to formula（2) understand, when output video resolution（Hpixel'X Vpixel') it is more than input video resolution ratio（Hpixel x Vpixel) when, clk_scale is more than clk_video, and when exporting video resolution less than input video resolution ratio, clk_scale is less than clk_video.
In addition, in one embodiment of the invention, clock generating unit 105 can also pass through an adjustable phaselocked loop in proportion, realize that configurable Shrink put clock, the structure is fixed numbers according to input clock frequency and input signal resolution ratio, and output resolution ratio is required also to should be known fixed numerical value corresponding to display, and the frequency of output clock can be calculated in proportion（Ji Shrink put the frequency of clock）, due to exporting the configurability of clock, therefore appropriate clock frequency value can be obtained, so that input reaches certain balance to a certain extent with output speed.
It is illustrated in figure 6 the structural representation of the first weighted units 104 and/or the second weighted units 107.As shown in Figure 6, in one embodiment of the invention, first weighted units 104 and/or the second weighted units 107 include weight coefficient subelement, n multiplier and an adder, n coefficient Coefl to Coefn of weight coefficient subelement output and the n correspondence of video data P1 to Pn-mono- of input, and input to the multiplication of corresponding n multiplier, n obtained product inputs to adder and obtains weighting output data Pout, wherein n is natural number, algorithm is put You Shrink to determine, when carrying out interpolation arithmetic for example with double cubes, then n=4, specific weighted formula such as formula（3 ) ：
Pout=Pl*Coefl+P2*Coef2+P3*Coef3+P4*Coef4 (3) are in addition, if n values are different, different coefficients are then stored in weight coefficient subelement according to specific needs, weight coefficient subelement can be look-up table memory cell, herein without specific restriction.
The embodiment of the present invention depending on Pin Shrink puts device, the caching of video data and fault-tolerant is used as using the line buffer unit of at least 2 η memory space, and the configurable Shrink of adjustable offer put clock in proportion, put in input clock, inputting video data, Shrink realizes a kind of dynamic equilibrium between clock and output video data, realizes and excellent puts treatment effect depending on Pin Shrink；In addition, the SDRAM of a large amount of chip areas need not be taken, increased line buffer unit simply with 2 η rows much smaller for chip shared by the whole field video data of caching, greatly reduces the cost of whole chip, while being put depending on Pin Shrink for real-time arbitrary proportion can be realized.
Fig. 7 is the structured flowchart that device is put depending on Pin Shrink of another embodiment of the present invention.As shown in fig. 7, putting device depending on Pin Shrink includes：Row caching control unit 102, line buffer unit 103, the first weighted units 104, point cache unit 106, Second weighted units 107, latch units 108, clock generating unit 105, correction unit 109 and timing unit 110.Specifically, correction unit 109 is used for the read-write state for monitoring line buffer unit 103, and is corrected when read-write state is abnormal.
In one embodiment of the invention, the memory space of 2n+l rows constitutes storage ring, line buffer unit 103 determines once to read the line number of memory space according to the first weighting processing, and Gen Ju Shrink put ratio and the last the first row position for reading memory space determines to read the first row position of memory space next time.For example, if the first weighting is processed as double legislation interpolation algorithms, the line number that memory space is read again and again is 4 rows；And for example such as Guo Shrink put ratio for 5/4 i.e. 1.25; if the first row position that the last time reads memory space is the 1st row; and read the video data of the 1st row to the 4th row; it is the 2nd row that the first row position for reading memory space next time, which can now be determined; it should be appreciated that the example only puts ratio-dependent read-write process for convenience of description line buffer unit 103 according to Shrink, can not as the protection domain to the embodiment of the present invention restriction.
But, due to the difference and error of various video sources, there can be a little deviation.Such as same output resolution ratio is can have an error between 800x600 computer, the computer of different brands, i.e., often total points of row, total line number of every might have the error of Δ.But because the resolution ratio detected is the same, so theoretical Hpixel', Vpixel' for setting are the same, the entanglement phenomenon of image thus occurs, therefore causes the read-write of line buffer unit 103 abnormal.Here it is Δ to set point toleranceΧ, row error is A y, and the actual total points of level are Hpixel'+ Δ χ, and vertical actual total line number is Vpixel'+ A y.In an embodiment of the present invention, without detecting Δ χ, A y, correction unit 109 is by adjusting Hpixel' with regard to that can reach correct effect.
For example, correction unit 109 monitors the read-write state of 9 row buffers in one, when which bar row buffer read-write operation occurs simultaneously, illustrate to have occurred in that read-write is chaotic, the Hpixel ' of configuration must do corresponding adjustment.Only know and read too fast or write too fast, can just do the adjustment of respective direction.4 calculating in often row 9 row buffers of reading of output timing obtain the output of 1 row, and root puts ratio according to Shrink（Step-length）The cumulative data to determine to read any 4 row buffers.It is just as due to the original position of every, the 7th row buffer is being write when reading 1,2,3,4 this 4 row buffer, it is that write operation catches up with read operation or read operation catches up with write operation and can judge to have read too fast or write too fast behind monitoring when there is read-write operation simultaneously.
In one embodiment of the invention, timing unit 110 puts clock generation row for Gen Ju Shrink and reads control signal, row read control signal a cycle total length for from line buffer unit 103 Gen Ju Shrink put ratio reading data line needed for time, wherein, if the low level interval of row reading control signal/high level interval is interval for blanking, puts ratio according to Shrink in the interval interior root of high level interval/low level and a line valid data are read from line buffer unit.
Specifically, in one embodiment of the invention, correction unit 109 is additionally operable to according to one or more to reading and writing abnormal be corrected in following rule：
(1) by adjusting timing unit 110 with adjust row read control signal a cycle total length. In one embodiment of the invention, it is specially with adjust the capable total length for reading control signal a cycle by adjusting timing unit 110：The length in the blanking interval of control signal is read in adjustment.
Specifically, in one embodiment of the invention, if read operation is too fast to be caused to catch up with write operation, then adjustment timing unit 110 increases by the first preset time period with the duration that row is read to blanking interval correspondence level signal in control signal, if write operation is too fast to be caused to catch up with read operation, the duration that row reads blanking interval correspondence level signal in control signal is reduced by the first preset time period by adjustment timing unit 110.
More specifically, memory space constitutes storage ring, read-write operation exists in storage ring simultaneously, if read operation and write operation maintain balance, read-write operation is not in conflict.If when read operation is too fast causes to catch up with write operation, read/write conflict then occurs, the first video data is read from line buffer unit 103 and is handled the too fast write operation for causing to catch up with write-in line buffer unit 103 of read operation to export the 3rd video data, therefore, reading data are too fast to cause the corresponding buffer unit of reading data buffer unit corresponding with write-in data identical, or read the buffer unit that the corresponding buffer unit correspondence of data has not been written to data, the factor of adjustment influence reading speed is now needed so that reading speed and writing speed match to keep read-write operation to balance, the duration that row is read into blanking interval correspondence level signal in control signal, which increases by the first preset time period, can reduce reading speed；Similarly, if when write operation is too fast causes to catch up with read operation, also read/write conflict occurs, the duration that row is read into blanking interval correspondence level signal in control signal, which increases by the first preset time period, can reduce the time read needed for a line, so as to accelerate reading speed.
Wherein, the first preset time period can be set or default setting for user, adjusted repeatedly by such, output timing and input timing may finally be caused to reach balance.
(2) period/frequency of clock is put with Tiao Zheng Shrink by adjusting clock generating unit 105.
Specifically, in one embodiment of the invention, if read operation is too fast to be caused to catch up with write operation, then the Shrink cycles for putting clock are increased frequency the second preset value of reduction that the second preset time period/puts Shrink on clock by adjustment clock generating unit 105, if write operation is too fast to be caused to catch up with read operation, the cycle that Shrink is put to clock is reduced frequency the second preset value of increase that the second preset time period/puts Shrink on clock by adjustment clock generating unit 105.
Wherein, the second preset time period can be set or default setting for user, adjusted repeatedly by such, output timing and input timing may finally be caused to reach balance.
(3) Tiao Zheng Shrink put ratio.
In one embodiment of the invention, the Tiao Zheng Shrink ratios of putting are specially：The Shrink for adjusting vertical direction puts ratio, that is, the Shrink for adjusting field direction puts ratio.
Specifically, in one embodiment of the invention, if read operation is too fast cause to catch up with write operation if Shrink is put ratio and reduces predetermined threshold value to reduce the step-lengths of data is read from line buffer unit 103, if write operation is too fast cause to catch up with read operation if Shrink is put into ratio increase predetermined threshold value the step-lengths of data is read from line buffer unit 103 to increase, so as to accelerate the speed of read operation. More specifically, if the upward Shrink of Vertical Square puts big required pixel number when Shrink puts interpolation processing every time in processing of ratio, the first video data of a part of line number must then be given up when writing data into line buffer unit 103 every time, the line number specifically given up is the difference that pixel number and the upward Shrink of Vertical Square put ratio（Specifically see below described in embodiment of the method）, therefore, it can realize the balance of output timing and input timing by the Tiao Zheng Shrink ratios of putting.
Thus, correction unit 109 adjusts read-write operation untill when being not in read while write operation exception.Now, automatic correction completes operation.
The embodiment of the present invention puts device depending on Pin Shrink, with zero offset capability, when the video data format of input（Line number or points）And when reference format has slightly deviation, remain to correctly correct back to come automatically.
Fig. 8 is the structured flowchart that device is put depending on Pin Shrink of another embodiment of the invention.As shown in figure 8, putting device depending on Pin Shrink includes：Field filter unit 101, row caching control unit 102, line buffer unit 103, the first weighted units 104, point cache unit 106, the second weighted units 107, latch units 108, clock generating unit 105, correction unit 109 and timing unit 110.
Specifically, field filter unit 101 is used to be filtered the first video data in line of input caching control unit 102.
The embodiment of the present invention puts device depending on frequency Shrink, and the caching and Shrink for carrying out field direction again after filter unit of going through the motions put the distortion that processing will reduce video image, obtain better Shrink and put effect, particularly work as field direction（Vertical direction）When Shrink small scales are more than n.
In order to realize above-described embodiment, the present invention also proposes a kind of to put method depending on Pin Shrink.
Fig. 9 is the flow chart that method is put depending on Pin Shrink of one embodiment of the invention.
As shown in figure 9, comprising the following steps depending on the Pin Shrink methods of putting：
S101 :The input clock of the first video data of input is obtained, and according to input clock He Shrink, which puts ratio Huo Qu Shrink, puts clock.
Specifically, in one embodiment of the invention, S101 is specifically included：Input clock is obtained He Shrink puts the first product of ratio, and puts clock using the first product as Suo Shu Shrink；Wherein, Shrink puts ratio=(horizontal pixel points of the vertical video datas of line number * the 3rd of the 3rd video data）I (the horizontal pixel points of the vertical video datas of line number * first of the first video data）, wherein, the 3rd video data（The video data exported, will be described in subsequent embodiment）The ratio of vertical line number line number vertical with the first video data be that the straight Shrink that hangs down puts ratio, the ratio that the horizontal pixel points of the 3rd video data and the horizontal pixel of the first video data are counted puts ratio for the flat Shrink of water.Specifically calculating process refers to the formula described in said apparatus embodiment（2) .
S102:Judge the Chui Zhi Shrink in vertical direction put ratio m whether be more than n, wherein, n Wei Shrink put processing in every time interpolation processing when needed for pixel number.Wherein, what mono- Shrink put ratio m is calculated as follows formula（3),
Vpixel' , 、
m =— (3 )
Vpixel S103 :If it is, determining whether whether m is non-integer.
S1031 :If integer, the first video data of n rows is then write when writing data into line buffer unit every time, and give up the first video data of m-n rows, wherein, the memory space of line buffer unit is the memory space of at least 2 η rows, wherein, every size of the size of row memory space for the memory space needed for the often video data of row first.
In one embodiment of the invention, the memory space of line buffer unit is the memory space of the rows of 2 η+1.
S1032:If non-integer, then often after the first video data of storage η rows, give up the first video data of Iml-n rows, and add up m-n fractional part to obtain aggregate-value, when aggregate-value reaches 1, give up the first video data of lml-n+1 rows, and accumulative total is reset, and S1032 is repeated in the first video data of every storage n rows.
Wherein, Iml represents that m is carried out to round calculating.
S104:If it is not, then writing the first video data of n rows when writing data into line buffer unit every time. S105 :The first weighting processing is carried out to the first video data of n rows to obtain the second video data after Shrink is put on vertical direction.
S106:The second weighting processing is carried out to the second video data to obtain Shui squares of the 3rd video data Xiang after being put Shang Shrink.
S107 :Export the 3rd video data.
The embodiment of the present invention depending on Pin Shrink puts method, the caching of video data and fault-tolerant is used as using the line buffer unit of at least 2 η memory space, and the configurable Shrink of adjustable offer put clock in proportion, put in input clock, inputting video data, Shrink realizes a kind of dynamic equilibrium between clock and output video data, realizes and excellent puts treatment effect depending on Pin Shrink.
In one embodiment of the invention, the data writing operation read in data manipulation and S105 in step S103 and S104 is carried out for different row address spatial synchronizations.
In one embodiment of the invention, in addition to（Not shown in figure）：The read-write state of line buffer unit is monitored, and is corrected when read-write state is abnormal.
In one embodiment of the invention, the memory space of the rows of 2 η+1 constitutes storage ring, line buffer unit determines once to read the line number of memory space according to the first weighting processing, and Gen Ju Shrink put ratio and the last the first row position for reading memory space determines to read the first row position of memory space next time.For example, if the first weighting is processed as double legislation interpolation algorithms, the line number that memory space is read again and again is 4 rows；And for example such as Guo Shrink put ratio for 5/4 i.e. 1.25; if the first row position that the last time reads memory space is the 1st row; and read the video data of the 1st row to the 4th row; it is the 2nd row that the first row position for reading memory space next time, which can now be determined; it should be appreciated that the example only for convenience of description line buffer unit root according to Shrink put ratio-dependent read-write process, can not as the protection domain to the embodiment of the present invention restriction.
In one embodiment of the invention, it is further comprising the steps of：Gen Ju Shrink put clock generation row and read control signal, Row read control signal a cycle total length for from line buffer unit Gen Ju Shrink put ratio reading data line needed for time, wherein, if the low level interval of row reading control signal/high level interval is interval for blanking, puts ratio according to Shrink in the interval interior root of high level interval/low level and a line valid data are read from line buffer unit.
Specifically, in one embodiment of the invention, according to one or more to reading and writing abnormal be corrected in following rule：
(1) total length that row reads control signal a cycle is adjusted.
In one embodiment of the invention, the total length of adjustment row reading control signal a cycle is specially：The length in the blanking interval of control signal is read in adjustment.
Specifically, in one embodiment of the invention, if read operation is too fast to be caused to catch up with write operation, the duration that row then is read into blanking interval correspondence level signal in control signal increases by the first preset time period, if write operation is too fast to be caused to catch up with read operation, the duration that row is read into blanking interval correspondence level signal in control signal reduces by the first preset time period.
More specifically, memory space constitutes storage ring, read-write operation exists in storage ring simultaneously, if read operation and write operation maintain balance, read-write operation is not in conflict.If when read operation is too fast causes to catch up with write operation, read/write conflict then occurs, the first video data is read from line buffer unit and is handled the too fast write operation for causing to catch up with write-in line buffer unit of read operation to export the 3rd video data, therefore, reading data are too fast to cause the corresponding buffer unit of reading data buffer unit corresponding with write-in data identical, or read the buffer unit that the corresponding buffer unit correspondence of data has not been written to data, the factor of adjustment influence reading speed is now needed so that reading speed and writing speed match to keep read-write operation to balance, the duration that row is read into blanking interval correspondence level signal in control signal, which increases by the first preset time period, can reduce reading speed；Similarly, if when write operation is too fast causes to catch up with read operation, also read/write conflict occurs, the duration that row is read into blanking interval correspondence level signal in control signal, which increases by the first preset time period, can reduce the time read needed for a line, so as to accelerate reading speed.
Wherein, the first preset time period can be set or default setting for user, adjusted repeatedly by such, output timing and input timing may finally be caused to reach balance.
(2) Tiao Zheng Shrink put the period/frequency of clock.
Specifically, in one embodiment of the invention, in one embodiment of the invention, if read operation is too fast cause to catch up with write operation if Jiang Shrink put clock cycle increase the second preset time period/Jiang Shrink put clock frequency reduce the second preset value, if write operation is too fast to be caused to catch up with read operation, the cycle that Shrink is put to clock is reduced into frequency the second preset value of increase that the second preset time period/puts Shrink on clock.
Wherein, the second preset time period can be set or default setting for user, adjusted repeatedly by such, output timing and input timing may finally be caused to reach balance.
(3) Tiao Zheng Shrink put ratio. In one embodiment of the invention, the Tiao Zheng Shrink ratios of putting are specially：The Shrink for adjusting vertical direction puts ratio, that is, the Shrink for adjusting field direction puts ratio.
Specifically, in one embodiment of the invention, if read operation is too fast cause to catch up with write operation if Jiang Shrink put ratio reduce predetermined threshold value with reduce from line buffer unit read data step-length, if write operation is too fast cause to catch up with read operation if Jiang Shrink put ratio increase predetermined threshold value with increase from line buffer unit read data step-length, so as to accelerate the speed of read operation.
More specifically, if the upward Shrink of Vertical Square puts big required pixel number when Shrink puts interpolation processing every time in processing of ratio, then the first video data of a part of line number must be given up when writing data into line buffer unit every time, the line number specifically given up is pixel number He Chui Zhi Shrink put the difference of ratio, it therefore, it can realize the balance of output timing and input timing by the Tiao Zheng Shrink ratios of putting.
Thus, adjustment read-write operation can realize zero offset capability, when the video data format of input untill when being not in read while write operation exception（Line number or points）And when reference format has slightly deviation, remain to correctly correct back to come automatically.
In one embodiment of the invention, also include before step S1（Not shown in figure）：The filtering of vertical direction is carried out to the first video data.
Thus, after filtering after carry out again field direction caching and Shrink put processing will reduce video image distortion, obtain better Shrink and put effect, particularly work as field direction（Vertical direction）When Shrink small scales are more than n.
In order to realize above-described embodiment, the present invention also proposes a kind of storage medium, and for storing application program, application program is used to put method depending on Pin Shrink described in any one of present invention embodiment.
Any process described otherwise above or method description are construed as in flow chart or herein, represent to include the module of the code of one or more executable instructions for the step of realizing specific logical function or process, fragment or part, and the scope of the preferred embodiment of the present invention includes other realization, wherein can not be by order that is shown or discussing, including according to involved function by it is basic simultaneously in the way of or in the opposite order, carry out perform function, this should be understood by embodiments of the invention person of ordinary skill in the field.
Represent in flow charts or logic and/or step described otherwise above herein, for example, the order list of the executable instruction for realizing logic function is considered, be may be embodied in any computer-readable medium, for instruction execution system, device or equipment（As computer based system including the system of processor or other can be from instruction execution system, device or equipment instruction fetch and the system of execute instruction）Use, or combine these instruction execution systems, device or equipment and use.For the purpose of this specification, " computer-readable medium " can any can be included, store, communicating, propagating or transmission procedure for instruction execution system, device or equipment or combines these instruction execution systems, device or equipment and the device used.The more specifically example of computer-readable medium（Non-exhaustive list）Including following：Electrical connection section with one or more wirings（Electronic installation）, portable computer diskette box（Magnetic device）, Random access memory（RAM), read-only storage（ROM), erasable edit read-only storage（EPROM or flash memory）, fiber device, and portable optic disk read-only storage（CDROM) .In addition, computer-readable medium, which can even is that, to print the paper or other suitable media of described program thereon, because can be for example by carrying out optical scanner to paper or other media, then enter edlin, interpret or handled electronically to obtain described program with other suitable methods if necessary, be then stored in computer storage.
It should be appreciated that each several part of the present invention can be realized with hardware, software, firmware or combinations thereof.In the above-described embodiment, multiple steps or method can be performed in memory and by suitable instruction execution system with storage software or firmware is realized.If for example, being realized with hardware, with another embodiment, can be realized with any one of following technology well known in the art or their combination：Discrete logic with the logic gates for realizing logic function to data-signal, the application specific integrated circuit with suitable combinational logic gate circuit, programmable gate array（PGA), field programmable gate array（FPGA) etc..
Those skilled in the art are appreciated that to realize that all or part of step that above-described embodiment method is carried can be by program to instruct the hardware of correlation to complete, described program can be stored in a kind of computer-readable recording medium, the program upon execution, including one or a combination set of the step of embodiment of the method.
In addition, each functional unit in each of the invention embodiment can be integrated in a processing module or unit is individually physically present, can also two or more units be integrated in a module.Above-mentioned integrated module can both be realized in the form of hardware, it would however also be possible to employ the form of software function module is realized.If the integrated module is realized using in the form of software function module and as independent production marketing or in use, can also be stored in a computer read/write memory medium.
Storage medium mentioned above can be read-only storage, disk or CD etc..
In the description of this specification, the description of reference term " one embodiment ", " some embodiments ", " example ", " specific example " or " some examples " etc. means to combine specific features, structure, material or the feature that the embodiment or example describe and is contained at least one embodiment of the present invention or example.In this manual, identical embodiment or example are not necessarily referring to the schematic representation of above-mentioned term.Moreover, specific features, structure, material or the feature of description can in an appropriate manner be combined in any one or more embodiments or example.
Although an embodiment of the present invention has been shown and described, for the ordinary skill in the art, it is appreciated that without departing from the principles and spirit of the present invention these embodiments can be carried out a variety of change, modification, replacement and modification, the scope of the present invention is by appended claims and its equivalent limits.

Claims (1)

  1. Claims
    1st, it is a kind of to put device depending on Pin Shrink, it is characterised in that including：
    Row caching control unit, the first video data for receiving input；
    Line buffer unit, first video data for caching the row caching control unit write-in, wherein, the memory space of the line buffer unit is the memory space of at least 2 η rows, pixel number needed for when wherein η put in processing interpolation processing every time Wei Shrink, often go the memory space size for the memory space needed for often capable first video data size；
    First weighted units, for reading first video data in the line buffer unit, and carry out the first weighting processing to first video data to obtain the second video data after Shrink is put on vertical direction；
    Point cache unit, second video data for caching the first weighted units write-in；
    Second weighted units, for reading second video data in the point cache unit, and carry out the second weighting processing to second video data to obtain Shui squares of the 3rd video data Xiang after being put Shang Shrink；
    Latch units, the 3rd video data for caching the second weighted units write-in；And clock generating unit, input clock for obtaining first video data, and send the input clock to the row caching control unit to write clock as the row caching control unit, and according to the input clock He Shrink, which puts ratio Huo Qu Shrink, puts clock, and Suo Shu Shrink are put into clock sent to the line buffer unit, point cache unit and latch units using the read-write clock as the line buffer unit, point cache unit and latch units.
    2nd, it is according to claim 1 to put device depending on Pin Shrink, it is characterised in that the memory space of the line buffer unit is the memory space of the rows of 2 η+1.
    3rd, it is according to claim 2 to put device depending on Pin Shrink, it is characterized in that, the clock generating unit is additionally operable to obtain the input clock of first video data, and obtains the input clock He Shrink puts the first product of ratio, and puts clock using first product as Suo Shu Shrink；
    Wherein, state Shrink and put ratio=(horizontal pixel points of the 3rd video data described in the vertical line number * of the 3rd video data）/ (the horizontal pixel points of the first video data described in the vertical line number * of first video data）.
    4th, it is according to claim 3 to put device depending on Pin Shrink, it is characterised in that also to include：
    Unit is corrected, the correction unit is used for the read-write state for monitoring the line buffer unit, and is corrected when the read-write state is abnormal.
    5th, it is according to claim 4 to put device depending on Pin Shrink, it is characterised in that also to include：
    Timing unit, the timing unit is used for Gen and puts clock generation row reading control signal according to Suo Shu Shrink, the row read the total length of control signal a cycle for from the line buffer unit Gen put ratio reading data line according to Suo Shu Shrink needed for time, wherein, if low level interval/high level interval that the row reads control signal is interval for blanking Then ratio being put in the interval interior Gen of the high level interval/low level according to Suo Shu Shrink, a line valid data are read from the line buffer unit.
    6th, it is according to claim 5 to put device depending on Pin Shrink, it is characterised in that the correction unit is additionally operable to be corrected according to the one or more in following rule：
    By adjusting the timing unit to adjust the total length that the row reads control signal a cycle；Or to adjust, Shu Shrink put the period/frequency of clock by adjusting the clock generating unit；Or
    Adjustment Suo Shu Shrink put ratio.
    7th, it is according to claim 6 to put device depending on Pin Shrink, it is characterised in that described to be specially with the total length for adjusting the reading control signal a cycle by adjusting the timing unit：The interval length of the adjustment blanking for reading control signal.
    8th, it is according to claim 6 to put device depending on Pin Shrink, it is characterised in that the adjustment Suo Shu Shrink ratios of putting are specially：The Shrink for adjusting vertical direction puts ratio.
    9th, device is put depending on Pin Shrink according to claim 7 or 8, it is characterised in that the correction unit by the one or more in the following rule of adjustment specifically for being corrected：
    If read operation is too fast to be caused to catch up with write operation, the duration that the timing unit is then adjusted so that the row to be read to the correspondence level signal of blanking interval described in control signal increases by the first preset time period, if write operation is too fast to be caused to catch up with read operation, adjust the timing unit and the duration that the row reads the correspondence level signal of blanking interval described in control signal is reduced into by the first preset time period；Or
    If read operation is too fast to be caused to catch up with write operation, then adjust the clock generating unit Jiang Suo Shu Shrink put clock cycle increase the second preset time period/Jiang Suo Shu Shrink put clock frequency reduce the second preset value, if write operation is too fast to be caused to catch up with read operation, adjust the clock generating unit Jiang Suo Shu Shrink put clock cycle reduce the second preset time period // Jiang Suo Shu Shrink put clock frequency increase the second preset value；Or
    If read operation is too fast to be caused to catch up with write operation, then Suo Shu Shrink are put ratio reduction predetermined threshold value to reduce the step-length from line buffer unit reading data, if write operation is too fast to be caused to catch up with read operation, Suo Shu Shrink are put ratio increase predetermined threshold value to increase the step-length from line buffer unit reading data.
    10th, it is according to any one of claim 1 to 6 to put device depending on Pin Shrink, it is characterised in that also to include：Field filter unit, for being filtered to inputting first video data in the row caching control unit.
    11st, it is a kind of to put method depending on Pin Shrink, it is characterised in that to comprise the following steps：
    S1 :The input clock of the first video data of input is obtained, and according to the input clock He Shrink, which puts ratio Huo Qu Shrink, puts clock；
    S2:Judge the Chui Zhi Shrink in vertical direction put ratio m whether be more than n, wherein, n Wei Shrink put processing in every time interpolation processing when needed for pixel number； S3：If it is, determining whether whether m is non-integer；
    S31 :If not, first video data of n rows is then write when writing data into line buffer unit every time, and give up first video data of m-n rows, wherein, the memory space of the line buffer unit is the memory space of at least 2 η rows, wherein, often go the memory space size for the memory space needed for often capable first video data size；
    S32:If, then often after first video data of storage η rows, give up first video data of Iml-n rows, and add up m-n fractional part to obtain aggregate-value, when the aggregate-value reaches 1, give up first video data of lml-n+1 rows, and the accumulative total is reset, and the S32 is repeated in first video data of every storage n rows;
    S4:If it is not, then writing first video data of n rows when writing data into line buffer unit every time； S5:The first weighting processing is carried out to first video datas of n rows to obtain the second video data after Shrink is put on vertical direction；
    S6:The second weighting processing is carried out to second video data to obtain Shui squares of the 3rd video data Xiang after being put Shang Shrink；
    S7:Export the 3rd video data.
    12nd, it is according to claim 11 to put method depending on Pin Shrink, it is characterised in that the step S1 includes：The input clock is obtained He Shrink puts the first product of ratio, and puts clock using first product as Suo Shu Shrink；Wherein, state Shrink and put ratio=(horizontal pixel points of the 3rd video data described in the vertical line number * of the 3rd video data）/ (the horizontal pixel points of the first video data described in the vertical line number * of first video data）.
    13rd, it is according to claim 11 to put method depending on frequency Shrink, it is characterised in that the data writing operation read in data manipulation and S5 in the step S3 and S4 is carried out for different row address spatial synchronizations.
    14th, it is according to claim 13 to put method depending on Pin Shrink, it is characterised in that further comprising the steps of：The read-write state of the line buffer unit is monitored, and is corrected when the read-write state is abnormal.
    15th, it is according to claim 14 to put method depending on Pin Shrink, it is characterised in that further comprising the steps of：Gen puts clock generation row according to Suo Shu Shrink and reads control signal, the row read the total length of control signal a cycle for from the line buffer unit Gen put ratio reading data line according to Suo Shu Shrink needed for time, wherein, if the low level interval of the row reading control signal/high level interval is interval for blanking, puts ratio according to stated Shrink in the interval interior root of the high level interval/low level and a line valid data are read from the line buffer unit.
    16th, it is according to claim 15 to put method depending on Pin Shrink, it is characterised in that to be corrected according to the one or more in following rule：
    Adjust the total length that the row reads control signal a cycle；Or
    Adjustment Suo Shu Shrink put the period/frequency of clock；Or Adjust the Chui Zhi Shrink and put ratio.
    17th, it is according to claim 16 to put method depending on Pin Shrink, it is characterised in that the total length that the adjustment is described to read control signal a cycle is specially：The interval length of the adjustment blanking for reading control signal.
    18th, it is according to claim 16 to put method depending on Pin Shrink, it is characterised in that the adjustment Suo Shu Shrink ratios of putting are specially：The Shrink for adjusting vertical direction puts ratio.
    19th, method is put depending on Pin Shrink according to claim 17 or 18, it is characterised in that be corrected and specifically include according to the one or more in following rule：
    If read operation is too fast to be caused to catch up with write operation, the duration that the row then is read into the correspondence level signal of blanking interval described in control signal increases by the first preset time period, if write operation is too fast to be caused to catch up with read operation, the duration that the row is read into the correspondence level signal of blanking interval described in control signal reduces by the first preset time period；Or cause to catch up with write operation if read operation is too fast, then Jiang Suo Shu Shrink put clock cycle increase the second preset time period/Jiang Suo Shu Shrink put clock frequency reduce the second preset value, if write operation is too fast to be caused to catch up with read operation, Jiang Suo Shu Shrink put clock cycle reduce the second preset time period/Jiang Suo Shu Shrink put clock frequency increase the second preset value；Or
    If read operation is too fast to be caused to catch up with write operation, then Suo Shu Shrink are put ratio reduction predetermined threshold value to reduce the step-length from line buffer unit reading data, if write operation is too fast to be caused to catch up with read operation, Suo Shu Shrink are put ratio increase predetermined threshold value to increase the step-length from line buffer unit reading data.
    20th, method is put depending on Pin Shrink according to any one of claim 11 to 19, it is characterised in that also include before step S1：
    The filtering of vertical direction is carried out to first video data.
    21st, a kind of storage medium, it is characterised in that for storing application program, the application program is used to put method depending on Pin Shrink any one of perform claim requirement 11 to 19.
CN201380058680.6A 2012-12-28 2013-12-05 Video scaling apparatus and method Active CN104782118B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201380058680.6A CN104782118B (en) 2012-12-28 2013-12-05 Video scaling apparatus and method

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CN201210594358.2A CN103916612A (en) 2012-12-28 2012-12-28 Random proportion zoom system and method
CN2012105943582 2012-12-28
PCT/CN2013/088624 WO2014101642A1 (en) 2012-12-28 2013-12-05 Video playing apparatus and method
CN201380058680.6A CN104782118B (en) 2012-12-28 2013-12-05 Video scaling apparatus and method

Publications (2)

Publication Number Publication Date
CN104782118A true CN104782118A (en) 2015-07-15
CN104782118B CN104782118B (en) 2018-05-15

Family

ID=51019866

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201210594358.2A Pending CN103916612A (en) 2012-12-28 2012-12-28 Random proportion zoom system and method
CN201380058680.6A Active CN104782118B (en) 2012-12-28 2013-12-05 Video scaling apparatus and method

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201210594358.2A Pending CN103916612A (en) 2012-12-28 2012-12-28 Random proportion zoom system and method

Country Status (2)

Country Link
CN (2) CN103916612A (en)
WO (1) WO2014101642A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111385492A (en) * 2020-03-15 2020-07-07 深圳市飓风智云科技有限公司 Video partition display method and device
CN114205486A (en) * 2022-01-27 2022-03-18 卡莱特云科技股份有限公司 Scaler-based video file real-time scaling method and video processor
CN116456144A (en) * 2023-06-14 2023-07-18 合肥六角形半导体有限公司 Frame-free cache video stream processing output device and method

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104333711B (en) * 2014-07-31 2017-07-07 吉林省福斯匹克科技有限责任公司 A kind of fixed output timing image interpolator arithmetic and its system
CN109934762A (en) * 2019-02-27 2019-06-25 珠海亿智电子科技有限公司 A kind of scalable line buffer circuit implementation
CN112017112B (en) * 2019-05-30 2024-03-15 西安诺瓦星云科技股份有限公司 Image processing method, device and system and computer readable storage medium

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006020024A (en) * 2004-07-01 2006-01-19 Sony Corp Electronic zoom device
CN1960461A (en) * 2005-10-31 2007-05-09 三星电子株式会社 Video signal receiver including display synchronizing signal generation device and control method thereof
CN101662598A (en) * 2008-08-26 2010-03-03 深圳艾科创新微电子有限公司 Scaling system for continuous video data stream

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7071992B2 (en) * 2002-03-04 2006-07-04 Macronix International Co., Ltd. Methods and apparatus for bridging different video formats

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006020024A (en) * 2004-07-01 2006-01-19 Sony Corp Electronic zoom device
CN1960461A (en) * 2005-10-31 2007-05-09 三星电子株式会社 Video signal receiver including display synchronizing signal generation device and control method thereof
CN101662598A (en) * 2008-08-26 2010-03-03 深圳艾科创新微电子有限公司 Scaling system for continuous video data stream

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111385492A (en) * 2020-03-15 2020-07-07 深圳市飓风智云科技有限公司 Video partition display method and device
CN114205486A (en) * 2022-01-27 2022-03-18 卡莱特云科技股份有限公司 Scaler-based video file real-time scaling method and video processor
CN116456144A (en) * 2023-06-14 2023-07-18 合肥六角形半导体有限公司 Frame-free cache video stream processing output device and method
CN116456144B (en) * 2023-06-14 2023-09-26 合肥六角形半导体有限公司 Frame-free cache video stream processing output device and method

Also Published As

Publication number Publication date
WO2014101642A1 (en) 2014-07-03
CN103916612A (en) 2014-07-09
CN104782118B (en) 2018-05-15

Similar Documents

Publication Publication Date Title
CN104782118A (en) Video playing apparatus and method
CN104935831B (en) Parallel leggy image interpolation apparatus and method
JPH07192125A (en) Digital resampling integrated circuit applied to high-speed change of image size
US10356385B2 (en) Method and device for stereo images processing
JP2004007337A5 (en)
CN110852944A (en) Multi-frame self-adaptive fusion video super-resolution method based on deep learning
CN107748723A (en) Storage method and access device supporting conflict-free stepping block-by-block access
CN104869284B (en) The high efficiency FPGA implementation method and device of a kind of bilinear interpolation interpolator arithmetic
CN101662598B (en) Scaling system for continuous video data stream
CN103533327B (en) DIBR (depth image based rendering) system realized on basis of hardware
EP0827082B1 (en) Semiconductor memory having arithmetic function
JP2008523489A (en) Method and apparatus for changing image size
WO2016197393A1 (en) Parallel multiphase image interpolation device and method
CN103491335B (en) A kind of method for displaying image and device
CN103188487B (en) Convolution method in video image and video image processing system
Motten et al. Adaptive memory architecture for real-time image warping
CN101452572B (en) Image rotating VLSI structure based on cubic translation algorithm
CN112837256B (en) Circuit system and detection method for Harris corner detection
CN201075280Y (en) Display digital picture real time zoom integrated circuit
US6108746A (en) Semiconductor memory having an arithmetic function and a terminal arrangement for coordinating operation with a higher processor
CN104333674B (en) A kind of video image stabilization method and device
JP4156538B2 (en) Matrix operation unit
CN101426096B (en) Device for ordering device having horizontal division data and method thereof
CN102129667A (en) Image scaling method
JP2002101426A (en) Image processing unit and method, and recording medium

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
EXSB Decision made by sipo to initiate substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: 4, building 406, room 518057, two software park, hi tech Zone, Nanshan District, Guangdong, Shenzhen

Applicant after: Shenzhen Shenyang electronic Limited by Share Ltd

Address before: 4, building 406, room 518057, two software park, hi tech Zone, Nanshan District, Guangdong, Shenzhen

Applicant before: Aike Chuangxin Microelectronic Co., Ltd.

CB02 Change of applicant information
GR01 Patent grant
GR01 Patent grant