CN104753378A - Three-level inverter midpoint potential balance control method - Google Patents

Three-level inverter midpoint potential balance control method Download PDF

Info

Publication number
CN104753378A
CN104753378A CN201510156096.5A CN201510156096A CN104753378A CN 104753378 A CN104753378 A CN 104753378A CN 201510156096 A CN201510156096 A CN 201510156096A CN 104753378 A CN104753378 A CN 104753378A
Authority
CN
China
Prior art keywords
voltage
vector
capacitor
module
current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510156096.5A
Other languages
Chinese (zh)
Inventor
邹军
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CHENGDU MOLO ELECTRIC Co Ltd
Original Assignee
CHENGDU MOLO ELECTRIC Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CHENGDU MOLO ELECTRIC Co Ltd filed Critical CHENGDU MOLO ELECTRIC Co Ltd
Priority to CN201510156096.5A priority Critical patent/CN104753378A/en
Priority to PCT/CN2015/076522 priority patent/WO2016155035A1/en
Publication of CN104753378A publication Critical patent/CN104753378A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483Converters with outputs that each can have more than two voltages levels
    • H02M7/487Neutral point clamped inverters

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Inverter Devices (AREA)

Abstract

The invention discloses a three-level inverter midpoint potential balance control method. The three-level inverter midpoint potential balance control method comprises the following steps of (1) calculating according to a current adjustor to obtain an instruction voltage and determining a section by a voltage instruction; (2) selecting a vector which is suitable for stabilizing the potential of a midpoint according to positive and negative positions and section positions of three-phase outputting currents Ia, Ib and Ic, the size of a direct-current voltage Udc1 of a capacitor of an upper end, the size of a direct-current voltage Udc2 of a capacitor of a lower end and a vector selection table in the specification; and (3) calculating distributing time of three vectors according to the instruction voltage and the selected vectors, and calculating on-off time of various IGBTs (insulated gate bipolar transistors) according to the distributing time of the vectors so as to obtain driving signals. The three-level inverter midpoint potential balance control method is based on a diode clamping type topological structure, and the vector which is suitable for stabilizing the potential of the midpoint is selected to balance the voltage of the upper capacitor and the voltage of the lower capacitor according to the positive and negative directions and the section positions of the three-phase outputting currents, the size of the direct-current voltage of the capacitor at the upper end and the size of the direct-current voltage of the capacitor at the lower end.

Description

A kind of three-level inverter neutral-point potential balance control method
Technical field
The present invention relates to electric energy Treatment process field, concrete and a kind of three-level inverter neutral-point potential balance control method.
Background technology
Inverter is widely used in industrial production, as frequency conversion equipment, Electric Traction equipment, in order to provide enough power, mostly be two level three-phase inverters, and in some micromanipulators, two level can not meet the demands, many level must be adopted to reduce output harmonic wave, to reduce the shake of control object, common many level topology diode clamp type and flying capacitor type and MMC multi-module cascade, flying capacitor type is because electric capacity number is many, equilibrium problem not easily solves each other, so apply less, and MMC multi-module cascade cost is higher, be more suitable for high pressure occasion, therefore general employing diode clamp type topological structure, the present invention is also optimized improvement for the control method of this topology.
Three-level control principle method is mainly SPWM Carrier wave and SVPWM means of space vector representation, space vector controls to export by Vector modulation, and control precision is high, and therefore means of space vector representation output harmonic wave is lower than Carrier wave, and the utilance of DC side is higher, means of space vector representation is more suitable for requiring high occasion.Because the upper and lower electric capacity of three-level inverter utilizes asymmetric and device loss difference can build up as voltage deviation; cause upper and lower electric capacity Voltage unbalance; because resolution of vectors is based on perfect symmetry model; once disequilibrium respectively participates in the vector no longer coincidence theory decomposed; cause controlling to be deteriorated; output harmonic wave increase, time serious system-down protection, therefore in three-level control principle the most core be midpoint potential balance control.
In order to solve upper and lower electric capacity equilibrium problem, common is at present resistance isostatic pressing and redistribute middle small vector method action time or both dual-purposes.
Resistance isostatic pressing basic thought is to the drain charge of upper and lower side electric capacity by parallel resistance, unloading rate and capacitance voltage are directly proportional, if terminal voltage under upper terminal voltage >, so upper end electric capacity unloading rate > lower end electric capacity unloading rate, two capacitance voltages are carried out along the direction of balance, resistance less balanced action speed is faster, but additionally can increase resistance loss, reduce device efficiency, usual resistance is all selected in more than 10K level, and alignment imbalance plays certain inhibitory action.
Redistribute small vector method action time basic thought be according in, the effect tendency of small vector alignment balance is different, by upper and lower side electric capacity pressure reduction PI obtain an amount trimmed be superimposed upon in, on small vector, the direction that mid-point voltage is tended to be balanced is carried out, the size of amount trimmed is relevant with upper and lower side differential loss degree, amount trimmed can not be excessive, otherwise can affect output vector and, cause export be deteriorated.
Summary of the invention
The object of the invention is to overcome above-mentioned deficiency existing in prior art, a kind of three-level inverter neutral-point potential balance control method is provided, is intended to solve three-level inverter upper and lower electric capacity and utilizes asymmetric and device loss difference can build up as voltage deviation thus cause the problem of upper and lower electric capacity Voltage unbalance.
In order to realize foregoing invention object, the invention provides following technical scheme:
A kind of three-level inverter neutral-point potential balance control method, is characterized in that, comprise the steps: step one: judge sector, voltage place according to inverter voltage instruction, and calculate command voltage through current regulator;
Step 2: select the vector that is applicable to stablizing midpoint potential see following vector option table according to the size of the positive negative direction of electric current of three-phase output current Ia, Ib, Ic, sector position and upper end capacitor direct current voltage Udc1 and lower end capacitor direct current voltage Udc2;
Step 3: according to command voltage and selected vector, calculates the distribution time of three vectors, according to the make-and-break time of each IGBT of vector assignment Time Calculation, calculates drive singal.
In the present invention, the neutral balance provided according to three-level inverter neutral-point potential balance control method controls inverter, comprises auxiliary electric module, acquisition module, inversion control, driver module, power model and load; Inverter controller communicates with auxiliary electric model calling with acquisition module, driver module respectively, and driver module connects driving power module.
Auxiliary electric module: for acquisition module, inverter controller, drive circuit provide reliable and stable power supply;
Acquisition module: the conversion realizing electricity and signal, system carries out closed-loop control according to the feedback quantity gathered;
Driver module and power model: the conversion realizing signal and power.
Compared with prior art, beneficial effect of the present invention:
The present invention is based on diode clamp type topological structure, utilize the positive negative direction of electric current of three-phase output current Ia, Ib, Ic, the size of sector position and upper end capacitor direct current voltage Udc1 and lower end capacitor direct current voltage Udc2 selects the vector being applicable to stablizing midpoint potential to realize the balance of upper and lower capacitance voltage.
Accompanying drawing explanation
Fig. 1 is diode clamp type topology diagram;
Fig. 2 is that neutral balance controls inverter schematic diagram;
Fig. 3 is inverter controller control block diagram;
Fig. 4 is three level Vector modulation figure;
Fig. 5 is the equivalent circuit diagram of PPP zero vector;
Fig. 6 is the equivalent circuit diagram of POO small vector;
Fig. 7 is the equivalent circuit diagram of ONN small vector;
Fig. 8 is the equivalent circuit diagram of PPO small vector;
Fig. 9 is the equivalent circuit diagram of OON small vector;
Figure 10 is the equivalent circuit diagram of vector in PON;
Figure 11 is the equivalent circuit diagram of the large vector of PNN;
The equivalent circuit diagram of the large vector of Figure 12 PPN.
Embodiment
Below in conjunction with test example and concrete/the present invention is described in further detail for execution mode.But this should be interpreted as that the scope of the above-mentioned theme of the present invention is only limitted to following embodiment, all technology realized based on content of the present invention all belong to scope of the present invention.
First, vector definition is done: for A phase
According to Fig. 1 hardware circuit, for A phase, have 4 kinds of states, be described below:
In like manner B, C two-phase is the same with A phase, Uc1=Uc2=Udc, and in following table, UA is the voltage on RA, and UB is the voltage on RB, and UC is the voltage on RC, different vectors, and three-phase output voltage is as follows:
ABC vectorial combination To the effect of output voltage Vector defines
PPP NNN OOO UA=0UB=0UC=0 Zero vector
PPO OON UA=UB=1/3Udc UC=-2/3Udc Small vector
POO ONN UA=2/3Udc UB=UC=-1/3Udc Small vector
PON UA=Udc UB=0UC=-Udc Middle vector
PPN UA=UB=2/3Udc UC=-4/3Udc Large vector
PNN UA=4/3Udc UB=UC=-2/3Udc Large vector
According to the above, positive vector P is defined as: when A phase insulated gate bipolar transistor IGBT state is G1 conducting, G3 disconnection, G2 conducting, G4 disconnection, A phase exports positive voltage, and A phase current rises; Zero vector O is defined as: when A phase insulated gate bipolar transistor IGBT state is G1 disconnection, G3 conducting, G2 conducting, G4 disconnection, A phase current is by D1 and D2 afterflow; When negative vector N:G1 disconnection, G3 conducting, G2 disconnection, G4 conducting, A phase exports negative voltage, and A phase current declines; In like manner B, C two-phase is the same with A phase, Uc1=Uc2=Udc
Three-phase output voltage: UA is the voltage on RA, and UB is the voltage on RB, and UC is the voltage on RC, zero vector: as UA=0, UB=0, UC=0, the vectorial combination of A phase B phase C phase is: PPP NNNOOO; Small vector: during UA=UB=1/3Udc UC=-2/3Udc, the vectorial combination of A phase B phase C phase is: during PPOOON or UA=2/3Udc UB=UC=-1/3Udc, the vectorial combination of A phase B phase C phase is POOONN; Middle vector: during UA=Udc UB=0 UC=-Udc, the vectorial combination of A phase B phase C phase is PON; Large vector: when the vectorial combination of A phase B phase C phase is PPN or UA=4/3Udc UB=UC=-2/3Udc during UA=UB=2/3Udc UC=-4/3Udc, the vectorial combination of A phase B phase C phase is PNN.
Three level Vector modulation figure is shown in Fig. 4, below analyze with regard to all vector alignment point position influences of first sector:
A) PPP zero vector equivalent circuit Fig. 5, PPP, OOO, NNN are zero level, and output voltage is 0, and three-phase current alignment current potential is without impact
B) POO small vector equivalent circuit Fig. 6, midpoint potential is subject to impact, due to Ia+Ib+Ic=0, be namely subject to impact, as Ia>0, Udc1 discharges, voltage drop; As Ia<0, Udc1 charges, voltage rise.
C) ONN small vector equivalent circuit Fig. 7, midpoint potential is subject to impact, as Ia>0, Udc2 discharge, voltage drop; As Ia<0, Udc2 charges, voltage rise
D) PPO small vector equivalent circuit Fig. 8, midpoint potential is subject to impact, as Ic>0, Udc2 discharge, voltage drop; As Ic<0, Udc2 charges, voltage rise
E) OON small vector equivalent circuit Fig. 9, midpoint potential is subject to impact, due to Ia+Ib+Ic=0, be namely subject to impact, as Ic>0, Udc2 charges, voltage rise; As Ic<0, Udc2 discharges, voltage drop
F) vector equivalent circuit Figure 10 in PON, midpoint potential is subject to impact, as Ib>0, center line output current, Udc1 rise, Udc2 decline; The center line input current as Ib<0, Udc1 declines, and Udc2 rises.
G) large vector equivalent circuit Figure 11 of PNN, mid point is without any connection, unaffected
H) large vector equivalent circuit Figure 12 of PPN, mid point is without any connection, unaffected
Following table is drawn after gathering:
Table 1 current potential and vector, function of current relation
Can draw from analysis above, control mid point level and can carry out appropriate control by current direction alignment current potential, small vector and middle vector alignment current potential is wherein only had to impact, therefore can according to upper and lower side electric capacity pressure reduction and current direction select suitable in small vector synthesize, in order to reduce output ripple during selection, only has a switch change during vectors switching for best.
Such as little sector, sector 1, can by 4 kinds of vectorial combinations
Zero vector+PPO or OON+POO or ONN combines, and according to the interactively of such as following table, selects the vector being conducive to potential balance

Claims (2)

1. a three-level inverter neutral-point potential balance control method, is characterized in that, comprises the steps:
Step one: judge sector, voltage place according to inverter voltage instruction, and calculate command voltage through current regulator;
Step 2: select the vector that is applicable to stablizing midpoint potential see following vector option table according to the size of the positive negative direction of electric current of three-phase output current Ia, Ib, Ic, sector position and upper end capacitor direct current voltage Udc1 and lower end capacitor direct current voltage Udc2;
Step 3: according to command voltage and selected vector, calculates the distribution time of three vectors, according to the make-and-break time of each IGBT of vector assignment Time Calculation, calculates drive singal.
2. neutral balance controls an inverter, it is characterized in that, comprises auxiliary electric module, acquisition module, inversion control, driver module, power model and load; Inverter controller communicates with auxiliary electric model calling with acquisition module, driver module respectively, and driver module connects driving power module;
Auxiliary electric module: for acquisition module, inverter controller, drive circuit provide reliable and stable power supply;
Acquisition module: the conversion realizing electricity and signal, system carries out closed-loop control according to the feedback quantity gathered;
Driver module and power model: the conversion realizing signal and power.
CN201510156096.5A 2015-04-03 2015-04-03 Three-level inverter midpoint potential balance control method Pending CN104753378A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201510156096.5A CN104753378A (en) 2015-04-03 2015-04-03 Three-level inverter midpoint potential balance control method
PCT/CN2015/076522 WO2016155035A1 (en) 2015-04-03 2015-04-14 Three-level inverter midpoint potential balance control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510156096.5A CN104753378A (en) 2015-04-03 2015-04-03 Three-level inverter midpoint potential balance control method

Publications (1)

Publication Number Publication Date
CN104753378A true CN104753378A (en) 2015-07-01

Family

ID=53592605

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510156096.5A Pending CN104753378A (en) 2015-04-03 2015-04-03 Three-level inverter midpoint potential balance control method

Country Status (2)

Country Link
CN (1) CN104753378A (en)
WO (1) WO2016155035A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106998153A (en) * 2016-12-22 2017-08-01 长安大学 The dead band precompensation method of the TNPC two way convertors of alternating current-direct current mixing micro-capacitance sensor
CN110071653A (en) * 2019-04-30 2019-07-30 西安理工大学 Five level NPC converter low-key system DC capacitor voltage self-balance methods
CN113759181A (en) * 2020-06-01 2021-12-07 台达电子工业股份有限公司 Detection device for voltage unbalance of direct current link capacitor

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101227163A (en) * 2007-01-15 2008-07-23 深圳国际技术创新研究院 Control system and control method of brushless DC motor
CN102223101A (en) * 2011-06-21 2011-10-19 盐城工学院 Control method for dual-bucking full-bridge grid-connected inverter
CN103457502A (en) * 2013-05-17 2013-12-18 湖南大学 Novel five-level inverter seven-segment type SVPWM modulation method
CN103746584A (en) * 2014-01-10 2014-04-23 南京理工大学 Carrier offset-based control method for mid-point voltage balance of multilevel inverter

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1299426C (en) * 2003-08-01 2007-02-07 清华大学 Method for reducing three-level frequency converter swithcing loss
US8929111B2 (en) * 2012-10-22 2015-01-06 Hamilton Sundstrand Corporation System and method for common-mode elimination in a multi-level converter
CN104022671B (en) * 2014-04-09 2017-10-17 江苏大学 Three-level inverter virtual vector modulation algorithm based on 60 ° of coordinate systems
CN104158422A (en) * 2014-07-30 2014-11-19 华南理工大学 Mid-point voltage control method for midpoint clamping type three-level inverter

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101227163A (en) * 2007-01-15 2008-07-23 深圳国际技术创新研究院 Control system and control method of brushless DC motor
CN102223101A (en) * 2011-06-21 2011-10-19 盐城工学院 Control method for dual-bucking full-bridge grid-connected inverter
CN103457502A (en) * 2013-05-17 2013-12-18 湖南大学 Novel five-level inverter seven-segment type SVPWM modulation method
CN103746584A (en) * 2014-01-10 2014-04-23 南京理工大学 Carrier offset-based control method for mid-point voltage balance of multilevel inverter

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
林磊,邹云屏,钟和清,等: "二极管箝位型三电平逆变器控制系统研究", 《中国电机工程学报》 *
薄保中,苏彦民: "三电平逆变器的分析与控制", 《电气传动》 *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106998153A (en) * 2016-12-22 2017-08-01 长安大学 The dead band precompensation method of the TNPC two way convertors of alternating current-direct current mixing micro-capacitance sensor
CN110071653A (en) * 2019-04-30 2019-07-30 西安理工大学 Five level NPC converter low-key system DC capacitor voltage self-balance methods
CN110071653B (en) * 2019-04-30 2021-04-02 西安理工大学 Low-modulation-degree direct-current side capacitance voltage self-balancing method of five-level NPC converter
CN113759181A (en) * 2020-06-01 2021-12-07 台达电子工业股份有限公司 Detection device for voltage unbalance of direct current link capacitor

Also Published As

Publication number Publication date
WO2016155035A1 (en) 2016-10-06

Similar Documents

Publication Publication Date Title
Tan et al. An optimized SVPWM strategy for five-level active NPC (5L-ANPC) converter
CN103401452B (en) Based on the three-level inverter midpoint potential compensation balance control strategy of VSVPWM
CN101262180B (en) Single-phase circuit topology structure for clamp multi-level converter
CN103746585B (en) Based on the multi-electrical level inverter neutral-point voltage balance method of hybrid modulation
CN100492856C (en) Tri-phase neutral point clamping type PWM inventer device
CN102835016B (en) Power-converting device
KR101379202B1 (en) Balance offset control device for neutral-point voltage control in neutral point clamped converter
EP3093975B1 (en) Power conversion system
CN104779824A (en) Multilevel converter systems and methods with reduced common mode voltage
CN206557603U (en) A kind of motor simulation device and power of motor level emulation test system
CN107453635B (en) A kind of capacitor pre-charge method of modular multi-level converter topological structure
CN109302119B (en) Control method, controller and system for full-period low-common-mode voltage operation
CN105900328B (en) Power conversion device
CN106787888A (en) A kind of three level ANPC converter neutral-point voltage balance methods
CN105337524A (en) Balance control method for tri-level active neutral point clamped photovoltaic inverter switching losses
CN103746584A (en) Carrier offset-based control method for mid-point voltage balance of multilevel inverter
CN106451544A (en) Energy-storage combined tri-level grid-connected system control method
CN103051228A (en) Method and device for balancing neutral point voltage deviation on direct current side of diode-clamped three-level inverter
Yang et al. An efficient model predictive control using virtual voltage vectors for three-phase three-level converters with constant switching frequency
Chowdhury et al. Advanced switching sequences based model-predictive control for single-phase NPC converters
CN104753378A (en) Three-level inverter midpoint potential balance control method
CN109617440A (en) Three-level inverter DC side neutral point voltage balance method based on SVPWM
Waware et al. A review of multilevel inverter based active power filter
Vijayaraja et al. An Inspection on Multilevel Inverters Based on Sustainable Applications
CN105048847B (en) A kind of current transformer neutral-point voltage balance method based on SHEPWM

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20150701