CN104750228B - A kind of method and device reducing multi-core processor power consumption - Google Patents

A kind of method and device reducing multi-core processor power consumption Download PDF

Info

Publication number
CN104750228B
CN104750228B CN201510136937.6A CN201510136937A CN104750228B CN 104750228 B CN104750228 B CN 104750228B CN 201510136937 A CN201510136937 A CN 201510136937A CN 104750228 B CN104750228 B CN 104750228B
Authority
CN
China
Prior art keywords
chondromitiome
power consumption
threshold value
time length
duration threshold
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201510136937.6A
Other languages
Chinese (zh)
Other versions
CN104750228A (en
Inventor
甄文先
陈启安
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangdong Oppo Mobile Telecommunications Corp Ltd
Original Assignee
Guangdong Oppo Mobile Telecommunications Corp Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangdong Oppo Mobile Telecommunications Corp Ltd filed Critical Guangdong Oppo Mobile Telecommunications Corp Ltd
Priority to CN201510136937.6A priority Critical patent/CN104750228B/en
Publication of CN104750228A publication Critical patent/CN104750228A/en
Application granted granted Critical
Publication of CN104750228B publication Critical patent/CN104750228B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Power Sources (AREA)

Abstract

The present embodiments relate to technical field of electronic equipment more particularly to a kind of method and devices reducing multi-core processor power consumption.This method includes:The corresponding free time length of chondromitiome of multi-core processor is calculated, during idle time when the long duration threshold value more than setting, the power supply state of chondromitiome is adjusted according to setting power consumption adjustable strategies, to reduce the power consumption of chondromitiome.Technical solution provided in an embodiment of the present invention, it is adjusted by the power supply state of the chondromitiome to being in idle condition for a long time, to optimize the power supply mode of existing multi-core processor, the inessential power consumption for reducing electronic equipment is achieved the purpose that, and then increase the stand-by time of electronic equipment, promote the usage experience of user.

Description

A kind of method and device reducing multi-core processor power consumption
Technical field
The present embodiments relate to technical field of electronic equipment more particularly to a kind of methods reducing multi-core processor power consumption And device.
Background technology
Currently, the application of multi-core processor is more and more extensive, all improved using multi-core processor in many electronic equipments Processing speed, however can increase system power dissipation using multi-core processor, this problem especially shows that present people are widely used Handheld device on.With the development of science and technology, the display screen of handheld device is increasing, the check figure of processor is more and more, main Frequently higher and higher, power consumption also exponentially rises, and therefore, the power problems of multi-core processor have become influence user and use most One of key factor.
In general, multi-core processor includes mainly a main core and one or more chondromitiome.Wherein, main core is place In continue working state, and chondromitiome then can optionally be in work or idle state.In the prior art, multi-core processor In chondromitiome even at idle state, voltage value is also identical as voltage value holding when normal work, i.e., chondromitiome exists It is in idling conditions when not handling data.The non-essential power consumption of electronic equipment is virtually increased in this way, to Decrease the stand-by time of electronic equipment.
Invention content
The purpose of the present invention is to propose to a kind of method and devices reducing multi-core processor power consumption, to optimize existing multinuclear The power supply mode of processor reduces the inessential power consumption of electronic equipment.
On the one hand, an embodiment of the present invention provides a kind of methods reducing multi-core processor power consumption, including:
Calculate the corresponding free time length of chondromitiome of multi-core processor;
When the free time length is more than setting duration threshold value, the power supply according to setting power consumption adjustable strategies to the chondromitiome State is adjusted, to reduce the power consumption of the chondromitiome.
On the other hand, an embodiment of the present invention provides a kind of devices reducing multi-core processor power consumption, including:
Duration calculation module, the corresponding free time length of chondromitiome for calculating multi-core processor;
Module is adjusted, is used for when the free time length is more than setting duration threshold value, according to setting power consumption adjustable strategies pair The power supply state of the chondromitiome is adjusted, to reduce the power consumption of the chondromitiome.
The method of the reduction multi-core processor power consumption provided in the embodiment of the present invention, the chondromitiome for calculating multi-core processor correspond to Free time length, it is long when being more than setting duration threshold value during idle time, according to setting power consumption adjustable strategies to the power supply state of chondromitiome It is adjusted, to reduce the power consumption of chondromitiome.It is adjusted, is come by the power supply state of the chondromitiome to being in idle condition for a long time The power supply mode for optimizing existing multi-core processor has achieved the purpose that the inessential power consumption for reducing electronic equipment, and then has increased The stand-by time of electronic equipment promotes the usage experience of user.
Description of the drawings
Fig. 1 is a kind of flow diagram of the method for reduction multi-core processor power consumption that the embodiment of the present invention one provides;
Fig. 2 is a kind of flow diagram of method reducing multi-core processor power consumption provided by Embodiment 2 of the present invention;
Fig. 3 is a kind of flow diagram of the method for reduction multi-core processor power consumption that the embodiment of the present invention three provides;
Fig. 4 is a kind of flow diagram of the method for reduction multi-core processor power consumption that the embodiment of the present invention four provides;
Fig. 5 is a kind of structure diagram of the device for reduction multi-core processor power consumption that the embodiment of the present invention five provides.
Specific implementation mode
Technical solution to further illustrate the present invention below with reference to the accompanying drawings and specific embodiments.It is appreciated that It is that specific embodiment described herein is used only for explaining the present invention rather than limitation of the invention.It further needs exist for illustrating , only the parts related to the present invention are shown for ease of description, in attached drawing rather than entire infrastructure.
Embodiment one
Fig. 1 is a kind of flow diagram of the method for reduction multi-core processor power consumption that the embodiment of the present invention one provides, should Method can be executed by the device of reduction multi-core processor power consumption, and wherein the device can be and general by software and or hardware realization It can be integrated in the electronic equipments such as computer or smart mobile phone.As shown in Figure 1, this method includes:
Step 101, the corresponding free time length of chondromitiome for calculating multi-core processor.
Under normal circumstances, the main core of multi-core processor will not power off, illustratively, in the present embodiment, by multinuclear The corresponding free time length of chondromitiome for managing the main core of device to calculate multi-core processor.The particular number of chondromitiome is unrestricted, generally may be used It is 1,3 or 7 etc..
The free time length specifically can refer to the time span that chondromitiome is in idle working condition, i.e. chondromitiome is not in event The time span of state in processing.
Step 102 judges whether free time length is more than setting duration threshold value, if so, thening follow the steps 103, otherwise, returns Step 101.
Under normal circumstances, the chondromitiome in multi-core processor is even at idle state, voltage value also with normal work Voltage value when making keeps identical, i.e., chondromitiome is in idling conditions when no processing data, is virtually increased by this way The non-essential power consumption of electronic equipment.In order to reduce this inessential work(generated due to chondromitiome is in idle condition for a long time Consumption, set in the present embodiment duration threshold value (such as 5 milliseconds, specifically can be according to model, the core number etc. of different multi-core processors Parameter is set), when the corresponding free time length of chondromitiome reaches the duration threshold value, need to adjust the power supply state of chondromitiome It is whole, that is, execute step 103.
In the present embodiment, one or more duration threshold value (for example, 2,3 or 4 etc.), and root can be set According to the different duration threshold values met from the free time length, using different power consumption adjustable strategies to the power supply state of chondromitiome It is adjusted.
Step 103 is adjusted the power supply state of chondromitiome according to setting power consumption adjustable strategies, to reduce the work(of chondromitiome Consumption.
Illustratively, the setting power consumption adjustable strategies can be:Free time length is more than the corresponding pair of setting duration threshold value The supply voltage of core is reduced to the setting value for meeting the chondromitiome supply voltage value range by normal operating value, such as the confession of the chondromitiome Piezoelectric voltage value range is 3~6V, and normal operating value 6V, the setting value can be that 4V or 3.5V is equivalent;Or stop to sky Idle length is more than the corresponding chondromitiome of setting duration threshold value and is powered, and can also be further turned off the clock of the chondromitiome.
By the above-mentioned several adjustable strategies or other adjustable strategies enumerated, the power consumption of chondromitiome can be reduced, to reduce The inessential power consumption of electronic equipment.
The method for the reduction multi-core processor power consumption that the embodiment of the present invention one provides, the chondromitiome for calculating multi-core processor correspond to Free time length, it is long when being more than setting duration threshold value during idle time, according to setting power consumption adjustable strategies to the power supply state of chondromitiome It is adjusted, to reduce the power consumption of chondromitiome.It is adjusted, is come by the power supply state of the chondromitiome to being in idle condition for a long time The power supply mode for optimizing existing multi-core processor has achieved the purpose that the inessential power consumption for reducing electronic equipment, and then has increased The stand-by time of electronic equipment promotes the usage experience of user.
Embodiment two
Fig. 2 is a kind of flow diagram of method reducing multi-core processor power consumption provided by Embodiment 2 of the present invention, this Embodiment is optimized based on above-described embodiment, in the present embodiment, when will grow during idle time more than setting duration threshold value, The power supply state of the chondromitiome is adjusted according to setting power consumption adjustable strategies and is optimized for:It is more than first in the free time length When duration threshold value, the power supply state of the chondromitiome is adjusted according to the first setting power consumption adjustable strategies;When described idle When length is more than the second duration threshold value, the power supply state of the chondromitiome is adjusted according to the second setting power consumption adjustable strategies.
Correspondingly, the method for the present embodiment includes the following steps:
Step 201, the corresponding free time length of chondromitiome for calculating multi-core processor.
Step 202 judges whether free time length is more than the first duration threshold value, if so, thening follow the steps 203, otherwise, returns Step 201.
Step 203 is adjusted the power supply state of chondromitiome according to the first setting power consumption adjustable strategies.
Illustratively, the first setting power consumption adjustable strategies can be:Free time length is corresponded to more than the first duration threshold value The supply voltage of chondromitiome the setting value for meeting the chondromitiome supply voltage value range is reduced to by normal operating value, such as the chondromitiome Supply voltage value range be 3~6V, normal operating value 6V, the setting value can be that 4V is equivalent;
Step 204 judges whether free time length is more than the second duration threshold value, if so, thening follow the steps 205, otherwise, returns Step 201.
Wherein, the second duration threshold value is more than the first duration threshold value, can be according to the type of different multi-core processors Number, the parameters such as core number are set.Illustratively, the first duration threshold value is 1 millisecond, and the second duration threshold value is 10 milliseconds.
Step 205 is adjusted the power supply state of chondromitiome according to the second setting power consumption adjustable strategies.
Illustratively, the second setting power consumption adjustable strategies can be:Free time length is more than setting duration threshold value to correspond to The supply voltage of chondromitiome the setting value for meeting the chondromitiome supply voltage value range is reduced to by normal operating value, such as the chondromitiome Supply voltage value range be 3~6V, normal operating value 6V, the setting value can be that 3.5V is equivalent, which answers small Setting value in step 203 in first setting power consumption adjustable strategies;Or stop being more than setting duration threshold value to free time length Corresponding chondromitiome is powered, and can also be further turned off the clock of the chondromitiome.
The method provided by Embodiment 2 of the present invention for reducing multi-core processor power consumption, by the setting duration threshold in embodiment one Value is further subdivided into the first duration threshold value and the second duration threshold value, and corresponds to the first setting power consumption adjustable strategies and second respectively Power consumption adjustable strategies are set, realize the step type adjustment to the supply voltage of the chondromitiome in idle state, further The power supply mode for optimizing existing multi-core processor reduces the inessential power consumption of electronic equipment, increases the standby of electronic equipment Time promotes the usage experience of user.
Embodiment three
Fig. 3 is a kind of flow diagram of the method for reduction multi-core processor power consumption that the embodiment of the present invention three provides, this Embodiment is optimized based on above-described embodiment, in the present embodiment, will be according to the first setting power consumption adjustable strategies to pair The power supply state of core, which is adjusted, to be optimized for:The supply voltage of the corresponding chondromitiome of the free time length is reduced by normal operating value To the setting value for meeting the chondromitiome supply voltage value range;It will be according to the second setting power consumption adjustable strategies to the free time length The operating status of corresponding chondromitiome, which is adjusted, to be optimized for:Stopping is powered the corresponding chondromitiome of the free time length, and closes Close the clock of the chondromitiome.
Correspondingly, the method for the present embodiment includes the following steps:
Step 301, the corresponding free time length of chondromitiome for calculating multi-core processor.
Step 302 judges whether free time length is more than the first duration threshold value, if so, thening follow the steps 303;Otherwise, it returns Step 301.
The supply voltage of the corresponding chondromitiome of free time length is reduced to by normal operating value and meets chondromitiome confession by step 303 The setting value of piezoelectric voltage value range.
Preferably, the setting value is the minimum value in the chondromitiome supply voltage value range.Such as the power supply of the chondromitiome Voltage value range is 3~6V, normal operating value 6V, then setting value is preferably 3V.
Step 304 judges whether free time length is more than the second duration threshold value, if so, thening follow the steps 305;Otherwise, it returns Step 301.
Wherein, the second duration threshold value is more than the first duration threshold value, can be according to the type of different multi-core processors Number, the parameters such as core number are set.Preferably, the first duration threshold value is 1 millisecond, and the second duration threshold value is 10 milliseconds.
Step 305, stopping are powered the corresponding chondromitiome of free time length, and close the clock of the chondromitiome.
When chondromitiome is in idle condition for a long time, stopping is taken to be powered chondromitiome, and close the clock of the chondromitiome Strategy can reduce the inessential power consumption of electronic equipment to the full extent.
The two-stage Adjusted Option of setting the first duration threshold value and the second duration threshold value is described in detail in the present embodiment, is having It is not limited only to two-stage Adjusted Option in body implementation process, various actual conditions can be considered using adjustment sides such as level-one or three-levels Case.For example, when using three-level Adjusted Option, preceding two-stage can be set to the stepped supply voltage for reducing chondromitiome, such as the chondromitiome Supply voltage value range be 3~6V, normal operating value 6V, the first order can be reduced to 4V, and the second level can be reduced to 3V, finally exist Stop being powered chondromitiome again in the third level, simultaneously closes off chondromitiome clock.
The embodiment of the present invention three on the basis of the above embodiments, has advanced optimized the power supply of existing multi-core processor Mode can reduce the inessential power consumption of electronic equipment, increase the stand-by time of electronic equipment, promote making for user to the full extent With experience.
Example IV
Fig. 4 is a kind of flow diagram of the method for reduction multi-core processor power consumption that the embodiment of the present invention four provides, this Embodiment is optimized based on above-described embodiment, in the present embodiment, is being stopped to the corresponding chondromitiome of the free time length It is powered, and closes after the clock of the chondromitiome, increase step:It is corresponding in the chondromitiome detected with the stopping is powered Pending event when, the supply voltage of the chondromitiome is adjusted to the normal operating value, and open the clock of the chondromitiome.
Correspondingly, the method for the present embodiment includes the following steps:
Step 401, the corresponding free time length of chondromitiome for calculating multi-core processor.
Step 402 judges whether free time length is more than the first duration threshold value, if so, thening follow the steps 403;Otherwise, it returns Step 401.
The supply voltage of the corresponding chondromitiome of free time length is reduced to by normal operating value and meets chondromitiome confession by step 403 The setting value of piezoelectric voltage value range.
Step 404 judges whether free time length is more than the second duration threshold value, if so, thening follow the steps 405;Otherwise, it returns Step 401.
Wherein, the second duration threshold value is more than the first duration threshold value.Preferably, the first duration threshold value is 1 millisecond, Second duration threshold value is 10 milliseconds.
Step 405, stopping are powered the corresponding chondromitiome of free time length, and close the clock of the chondromitiome.
Step 406, in the corresponding pending event of the chondromitiome that detects with the stopping is powered, by the supply voltage of chondromitiome It adjusts to normal operating value, and opens the clock of the chondromitiome.
Illustratively, it can in real time be detected whether by the main core of multi-core processor corresponding with the chondromitiome that the stopping is powered Pending event if so, then main core can control correlation module to power for the chondromitiome, and supply voltage is adjusted to work normally Value, and the clock of the chondromitiome is opened, make the chondromitiome rearming, normally handles corresponding pending event.
The method of the reduction multi-core processor power consumption provided in the embodiment of the present invention four, in the pair for detecting with stopping power supply When the corresponding pending event of core, the supply voltage of chondromitiome is adjusted to normal operating value, and open the clock of the chondromitiome, subtracted While few multi-core processor overall power, the normal work of multi-core processor ensure that, also ensure that multi-core processor is handled The efficiency of event.
Embodiment five
Fig. 5 is a kind of structure diagram of the device for reduction multi-core processor power consumption that the embodiment of the present invention five provides, such as Fig. 5 Shown, which includes:
Duration calculation module 501, the corresponding free time length of chondromitiome for calculating multi-core processor;
Module 502 is adjusted, is used for when the free time length is more than setting duration threshold value, according to setting power consumption adjustable strategies The power supply state of the chondromitiome is adjusted, to reduce the power consumption of the chondromitiome.
The device for the reduction multi-core processor power consumption that the embodiment of the present invention five provides, is calculated more by duration calculation module 501 The corresponding free time length of chondromitiome of core processor, it is long when being more than setting duration threshold value during idle time, by adjustment module 502 according to setting Determine power consumption adjustable strategies to be adjusted the power supply state of the chondromitiome, to reduce the power consumption of the chondromitiome, by for a long time The power supply state for the chondromitiome being in idle condition is adjusted, and to optimize the power supply mode of existing multi-core processor, is reached The purpose of the inessential power consumption of electronic equipment is reduced, and then increases the stand-by time of electronic equipment, promotes the usage experience of user.
Further, the adjustment module 501 includes the first adjustment unit and second adjustment unit.Wherein, the first adjustment Unit, for when the free time length is more than the first duration threshold value, power consumption adjustable strategies to be set to the chondromitiome according to first Power supply state be adjusted;Second adjustment unit is used for when the free time length is more than the second duration threshold value, according to second Setting power consumption adjustable strategies are adjusted the power supply state of the chondromitiome;Wherein, the second duration threshold value is more than described the One duration threshold value.
Further, the first adjustment unit is further specifically used for:By the confession of the corresponding chondromitiome of the free time length Piezoelectric voltage is reduced to the setting value for meeting the chondromitiome supply voltage value range by normal operating value;
The second adjustment unit is further specifically used for:Stopping is powered the corresponding chondromitiome of the free time length, And close the clock of the chondromitiome.Preferably, the minimum value in the chondromitiome supply voltage value range.
Further, further include that chondromitiome clock opening module is used for:
Stopping being powered the corresponding chondromitiome of the free time length, and closing after the clock of the chondromitiome, is detecting When to pending event corresponding with the chondromitiome that the stopping is powered, the supply voltage of the chondromitiome is adjusted to described normal Working value, and open the clock of the chondromitiome.
The device for the reduction multi-core processor power consumption that the embodiment of the present invention is provided can be used for executing the arbitrary implementation of the present invention The method for the reduction multi-core processor power consumption that example provides, has corresponding function module, realizes identical advantageous effect.
Note that above are only presently preferred embodiments of the present invention and institute's application technology principle.It will be appreciated by those skilled in the art that The present invention is not limited to specific embodiments described here, can carry out for a person skilled in the art it is various it is apparent variation, It readjusts and substitutes without departing from protection scope of the present invention.Therefore, although being carried out to the present invention by above example It is described in further detail, but the present invention is not limited only to above example, without departing from the inventive concept, also May include other more equivalent embodiments, and the scope of the present invention is determined by scope of the appended claims.

Claims (3)

1. a kind of method reducing multi-core processor power consumption, which is characterized in that including:
Calculate the corresponding free time length of chondromitiome of multi-core processor;
Wherein, the free time length refers to the time span that chondromitiome is in idle working condition, i.e. chondromitiome is not in event handling In state time span, the free time length calculates by the main core of multi-core processor;
When the free time length is more than the first duration threshold value, the power supply according to the first setting power consumption adjustable strategies to the chondromitiome State is adjusted;
Wherein, described first set power consumption adjustable strategies as:By the supply voltage of the corresponding chondromitiome of free time length by working normally Value is reduced to the first setting value for meeting the chondromitiome supply voltage value range;
When the free time length is more than the second duration threshold value, the power supply according to the second setting power consumption adjustable strategies to the chondromitiome State is adjusted, and the first power consumption adjustable strategies and the second power consumption adjustable strategies are set as stepped reduction chondromitiome Supply voltage;
Wherein, the second duration threshold value is more than the first duration threshold value, can according to the model of different multi-core processors and Core number is set;
It is described be set as the second of the stepped supply voltage for reducing chondromitiome set power consumption adjustable strategies as:Free time length is corresponded to The supply voltage of chondromitiome the second setting value for meeting the chondromitiome supply voltage value range is reduced to by normal operating value, it is described Second setting value is less than first setting value;
When the free time length is more than third duration threshold value, stopping is powered chondromitiome, simultaneously closes off the clock of the chondromitiome, To reduce the power consumption of the chondromitiome;
Wherein, the third duration threshold value is more than the second duration threshold value, can according to the model of different multi-core processors and Core number is set;
In the corresponding pending event of the chondromitiome that detects with the stopping is powered, the supply voltage of the chondromitiome is adjusted To the normal operating value, and open the clock of the chondromitiome.
2. according to the method described in claim 1, it is characterized in that, the first duration threshold value be 1 millisecond, second duration Threshold value is 10 milliseconds.
3. a kind of device reducing multi-core processor power consumption, which is characterized in that including:
Duration calculation module, the corresponding free time length of chondromitiome for calculating multi-core processor;
Wherein, the free time length refers to the time span that chondromitiome is in idle working condition, i.e. chondromitiome is not in event handling In state time span, the free time length calculates by the main core of multi-core processor;
The first adjustment unit, for when the free time length is more than the first duration threshold value, plan to be adjusted according to the first setting power consumption Slightly the power supply state of the chondromitiome is adjusted;
Wherein, described first set power consumption adjustable strategies as:By the supply voltage of the corresponding chondromitiome of free time length by working normally Value is reduced to the first setting value for meeting the chondromitiome supply voltage value range;
Second adjustment unit, for when the free time length is more than the second duration threshold value, plan to be adjusted according to the second setting power consumption Slightly the power supply state of the chondromitiome is adjusted, the first power consumption adjustable strategies and the second power consumption adjustable strategies setting For the stepped supply voltage for reducing chondromitiome;
Wherein, the second duration threshold value is more than the first duration threshold value, can according to the model of different multi-core processors and Core number is set;
It is described be set as the second of the stepped supply voltage for reducing chondromitiome set power consumption adjustable strategies as:Free time length is corresponded to The supply voltage of chondromitiome the second setting value for meeting the chondromitiome supply voltage value range is reduced to by normal operating value, it is described Second setting value is less than first setting value;
Third adjustment unit, for when the free time length is more than third duration threshold value, stopping to be powered chondromitiome, simultaneously The clock for closing the chondromitiome, to reduce the power consumption of the chondromitiome;
Wherein, the third duration threshold value is more than the second duration threshold value, can according to the model of different multi-core processors and Core number is set;
Chondromitiome clock opening module will in the corresponding pending event of the chondromitiome that detects with the stopping is powered The supply voltage of the chondromitiome is adjusted to the normal operating value, and opens the clock of the chondromitiome.
CN201510136937.6A 2015-03-26 2015-03-26 A kind of method and device reducing multi-core processor power consumption Expired - Fee Related CN104750228B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510136937.6A CN104750228B (en) 2015-03-26 2015-03-26 A kind of method and device reducing multi-core processor power consumption

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510136937.6A CN104750228B (en) 2015-03-26 2015-03-26 A kind of method and device reducing multi-core processor power consumption

Publications (2)

Publication Number Publication Date
CN104750228A CN104750228A (en) 2015-07-01
CN104750228B true CN104750228B (en) 2018-09-04

Family

ID=53590059

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510136937.6A Expired - Fee Related CN104750228B (en) 2015-03-26 2015-03-26 A kind of method and device reducing multi-core processor power consumption

Country Status (1)

Country Link
CN (1) CN104750228B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107885585A (en) * 2016-09-30 2018-04-06 罗伯特·博世有限公司 A kind of dynamic task scheduling device in multinuclear electronic control unit
CN106802598A (en) * 2016-12-30 2017-06-06 广东欧珀移动通信有限公司 A kind of method of supplying power to and multi-core access point based on multi-core access point architecture
CN112147931B (en) * 2020-09-22 2022-06-24 哲库科技(北京)有限公司 Control method, device and equipment of signal processor and storage medium
CN113238648B (en) * 2021-05-11 2023-05-09 成都海光集成电路设计有限公司 Power consumption adjusting method and device
CN114356064B (en) * 2022-01-11 2024-03-19 北京国网富达科技发展有限责任公司 Power supply management method and system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101794169A (en) * 2010-03-08 2010-08-04 北京航空航天大学 Method for controlling energy consumption of cluster system based on changing control mode
US8316250B2 (en) * 2006-06-28 2012-11-20 Intel Corporation Method, system, and apparatus for dynamically distributing a computational load between clusters of cores at a frequency greater than a thermal time constant
CN103513749A (en) * 2012-06-15 2014-01-15 三星电子株式会社 Multi-cluster processing system and method of operating the same

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8316250B2 (en) * 2006-06-28 2012-11-20 Intel Corporation Method, system, and apparatus for dynamically distributing a computational load between clusters of cores at a frequency greater than a thermal time constant
CN101794169A (en) * 2010-03-08 2010-08-04 北京航空航天大学 Method for controlling energy consumption of cluster system based on changing control mode
CN103513749A (en) * 2012-06-15 2014-01-15 三星电子株式会社 Multi-cluster processing system and method of operating the same

Also Published As

Publication number Publication date
CN104750228A (en) 2015-07-01

Similar Documents

Publication Publication Date Title
CN104750228B (en) A kind of method and device reducing multi-core processor power consumption
EP2073097B1 (en) Transitioning a processor package to a low power state
US7689850B2 (en) System and method for adaptive information handling system power management
US8786131B2 (en) Uninterruptible power supply and method for enabling the same to save energy
US8335935B2 (en) Power management based on automatic workload detection
CN104969142B (en) System and method for controlling central processing unit power with the guaranteed transient state deadline date
CN104782020B (en) Extend the method and apparatus of battery life
CN104111850B (en) A kind of method and system for reducing micro-control unit MCU power consumptions
TW200612305A (en) Electronic device, method for controlling the same, information processing apparatus, and computer program
US9612643B2 (en) Controlling the CPU slew rates based on the battery state of charge
TW200613962A (en) Portable electronic apparatus used by opening lid, method of controlling portable electronic apparatus, and program
CN102520782A (en) Power supply management method based on automatic adjustment of processor nuclear number
CN106970835B (en) Hierarchical energy consumption optimization method for fixed priority resource-limited system
EP2570887A2 (en) Power management system and method
WO2017101362A1 (en) Method and system for managing and controlling power consumption of intelligent terminal
CN108604114A (en) The forced free time of memory sub-system
CN109955257A (en) A kind of awakening method of robot, device, terminal device and storage medium
CN107147185B (en) Charging control method and device between intelligent devices
US11347293B2 (en) Management of turbo states based upon user presence
CN105547491B (en) A kind of automatic power-saving method of telescope-type laser ranging thermal imaging system
KR20140026308A (en) Apparatus and method for managing power in multi-core system
CN106814840A (en) Low power state for processor keeps pattern
TW200504497A (en) Method for reducing the possibility of cold reset and the computer system thereof
CN106332247A (en) Method and system for automatically closing background redundant applications based on mobile terminal
CN111240454A (en) RISC-V based power consumption dynamic adjustment system and method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP01 Change in the name or title of a patent holder
CP01 Change in the name or title of a patent holder

Address after: Changan town in Guangdong province Dongguan 523860 usha Beach Road No. 18

Patentee after: GUANGDONG OPPO MOBILE TELECOMMUNICATIONS Corp.,Ltd.

Address before: Changan town in Guangdong province Dongguan 523860 usha Beach Road No. 18

Patentee before: GUANGDONG OPPO MOBILE TELECOMMUNICATIONS Corp.,Ltd.

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20180904