CN104573242B - A kind of PCB design domain auditing system - Google Patents
A kind of PCB design domain auditing system Download PDFInfo
- Publication number
- CN104573242B CN104573242B CN201510018178.3A CN201510018178A CN104573242B CN 104573242 B CN104573242 B CN 104573242B CN 201510018178 A CN201510018178 A CN 201510018178A CN 104573242 B CN104573242 B CN 104573242B
- Authority
- CN
- China
- Prior art keywords
- auditing
- module
- audit
- auditing module
- network
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Abstract
The invention discloses a kind of PCB design domain auditing systems, including automatic DFM auditing module and man-machine interactively auditing module；The automatic DFM auditing module includes cabling auditing module, via hole auditing module, copper sheet auditing module, silk-screen auditing module, welding resistance auditing module and steel mesh auditing module；The man-machine interactively auditing module includes netlist auditing module, layout auditing module, signal auditing module, structure I DF output module, element height Reports module, placement-and-routing's correlation interaction auditing module, silk-screen correlation interaction auditing module, the related interaction auditing module of production.Auditing system of the invention is the PCB audit facility based on cadence allegro design platform, system is interactively communicated by the ipc of windows program and allegro skill program, this system is integrated with the function of automatic DFM audit function and man-machine interactively audit, greatly facilitate the audit to the design result of PCB, the one-time success rate of PCB design is improved, R&D cycle and the R & D Cost of electronic product entirety are shortened.
Description
Technical field
The invention belongs in electronic product development technique PCB design field more particularly to a kind of PCB design
Domain auditing system.
Background technique
The existing odb++ for having pcb design layout DFM audit facility, being by importing the output of pcb designing system both at home and abroad
Data or gerber data third party's data carry out pcb design final result progress DFM and audit automatically.
Above-mentioned audit facility have the disadvantage in that audit before Data Preparation it is cumbersome, the result after audit be also not easy and
The interaction positioning of pcb designing system.The problem of audit out, pcb designing system change after, it is also necessary to export again odb++ data or
Gerber data audit confirmation again, and so repeatedly repeatedly, Review Cycle is very long.
Summary of the invention
In order to solve the above-mentioned problems in the prior art, the object of the present invention is to provide a kind of PCB design domains to examine
Core system can be completely embedded into pcb designing system cadence allegro environment and run, and realize that seamless function connects
It connects, Yep Checker tool is used just as using allegro, without exporting third party's data, under pcb design environment
It can start to audit.The problem of audit comes out, it is very clear in allegro, and can directly modify, without interdepartmental
System is searched and is positioned.
To achieve the goals above, the technical solution adopted by the present invention are as follows: a kind of PCB design domain auditing system, including
Automatic DFM (Design For Manufacture manufacturability design) auditing module and man-machine interactively auditing module；It is described from
Dynamic DFM auditing module includes cabling auditing module, via hole auditing module, copper sheet auditing module, silk-screen auditing module, welding resistance audit
Module and steel mesh auditing module；The man-machine interactively auditing module includes netlist auditing module, layout auditing module, signal audit
Module, structure I DF (data format is exchanged among Intermediate Data Format) output module, element height report mould
Block, placement-and-routing's correlation interaction auditing module, silk-screen correlation interaction auditing module, the related interaction auditing module of production.
Preferred technical solution, when carrying out automatic DFM auditing module audit, windows program is according to choosing
Audit classification and need the audit point completed, the demand for informing allegro skill program audit communicated by ipc, then by
The audit point program for calling each auditing module of allegro skill program one by one completes audit, and forms auditing result
And auditing statements, (communication between Interprocess Communication process) is communicated by auditing result finally by ipc
Windows program is fed back to, selected all audit demands are completed；When carrying out man-machine interactively audit, windows journey
Sequence communicates the demand for informing allegro skill program audit according to the interaction audit point chosen by ipc, then allows
The corresponding interactive review procedure of allegro skill routine call completes man-machine interactively audit, will examine finally by ipc communication
Core result feeds back to windows program.
Whether nearby further preferred technical solution, the automatic DFM auditing module include decoupling capacitance punching audit
Module.
Further optimal technical scheme, the automatic DFM auditing module is it is first determined whether to move back even capacitor；Then
Whether search in capacitor pin peripheral extent has the via hole as capacitor pin network to decide that nearby if there is via hole
Punching；If there is no via hole, punching nearby is decided that not.
Further preferred embodiment again, the automatic DFM auditing module include searching for automatically and identifying electric power network mould
Block.
The automatic DFM auditing module includes searching for automatically and identifying clock network module.
The automatic DFM auditing module includes searching for automatically and identifying differential networks module.
Whether the automatic DFM auditing module includes automatic audit each layer cabling of electric power network all by overstriking module.
The netlist auditing module of man-machine interactively auditing module include search netlist in single-ended connection network module, check two
The whether short-circuit module of a pin device checks two pin devices with the presence or absence of three leakage network connecting module, inspection pin devices
With the presence or absence of leakage network connecting module, judge whether the device of identical value value has same package name module, the non-gold of inspection
Whether categoryization hole is connected with network module, checks for the module for being only connected to the network of capacitor.
The PCB design version auditing system is provided with non-mode shortcut command.
Using above technical scheme, the invention has the following beneficial effects:
1. auditing system of the invention is the PCB audit facility based on cadence allegro design platform, system passes through
The ipc of windows program and allegro skill program is interactively communicated, and realizes the various aspects to allegro pcb design result
Audit function.Simultaneously by institute it is functional be integrated into allegro environment, improve the review operations of system.The PCB design version
Auditing system is integrated with the function of automatic DFM audit function and man-machine interactively audit.Greatly facilitate the design result to PCB
Audit, improve the one-time success rate of PCB design, shorten R&D cycle and the R & D Cost of electronic product entirety.
2. audit facility of the present invention provides not only the automatic audit function of DFM, each stage of pcb design is provided pair
The audit function answered includes the netlist audit after the completion of principle diagram design, and layout is audited after the completion of pcb layout, and provides spirit
The function of man-machine interactively audit living.
3. auditing system of the present invention can be completely embedded into pcb design software cadence allegro environment and run, real
Existing seamless function connects.Yep Checker tool is used just as using allegro.Without exporting third party's data,
It can start to audit under pcb design environment.The problem of audit comes out, it is very clear in allegro, and can directly be repaired
Change, without being searched and being positioned across software.
It, can be with 4. all audit function modular programs of audit facility of the present invention are write by allegro skill language
It is directly run under the pcb design environment of allegro, avoids external similar audit software and need with third party odb++ data
Or gerber data carry out audit situation, simplify the process of audit, accelerate the progress of audit.
5. the extension that the audit point of auditing system of the present invention can be unlimited is not limited only to external similar audit software DFM
The function of audit can also relate to the audit in PCB design each stage, substantially increase review efficiency, realize that zero-waiting is examined
Core.
Detailed description of the invention
Fig. 1 is a kind of workflow schematic diagram of PCB design domain auditing system of the present invention；
Fig. 2 is a kind of function structure schematic block diagram of PCB design domain auditing system of the present invention.
Specific embodiment
In order to make the objectives, technical solutions and advantages of the present invention clearer, below with reference to specific example and referring to attached
Figure, the present invention is described in more detail.It should be understood that these descriptions are merely illustrative, and it is not intended to limit of the invention
Range.In addition, in the following description, descriptions of well-known structures and technologies are omitted, to avoid the present invention is unnecessarily obscured
Concept.
It is as shown in Figure 1 or 2: a kind of PCB design domain auditing system of the present invention, including automatic DFM auditing module and people
The mutual auditing module of industry and traffic；The automatic DFM auditing module include cabling auditing module, via hole auditing module, copper sheet auditing module,
Silk-screen auditing module, welding resistance auditing module and steel mesh auditing module；The man-machine interactively auditing module include netlist auditing module,
It is interactive careful to be laid out auditing module, signal auditing module, structure I DF output module, element height Reports module, placement-and-routing's correlation
Core module, silk-screen correlation interaction auditing module, the related interaction auditing module of production.
Above-mentioned auditing system carries out the exploitation of system interface using C# language, by the power of C# language, Ke Yiyou
Effect, quickly develop powerful system interface.The exploitation of audit function module is carried out by cadence skill language,
Since skill language can directly be run under allegro pcb environment, so that examination can be designed directly in pcb
It is carried out under environment, is carried out without exporting third party's data in special audit platform, greatly improve the efficiency of audit.It borrows
It helps ipc to communicate, completes the two-way communication between C# interface program and cadence skill modular program, complete between man-machine
Perfection interaction.The auditing module that auditing system of the present invention has at present has 100 multinomial, acceptable infinite expanding audits as needed
Function.Especially there is the function program of bright spot to elaborate fraction below:
1, audit decoupling capacitance whether all nearest punching functions automatically:
The place for requiring close pad of decoupling capacitance carries out cabling and punching in PCB design, to reduce decoupling electricity
The distributed inductance of appearance guarantees the decoupling effect of decoupling capacitance.In auditing system realization, it is necessary first to which auditing system needs automatic
Determine that those devices are capacitors, the via hole whether having around capacitor pin with pin identical network then searched automatically again.
In system, decoupling capacitance is determine whether by following method.
A, the pin of capacitor element should be equal to 2；
B, the pin connection of capacitor element should be electric power network；
If c, the pin of device be straight cutting pad we straight cutting capacitor is ignored, be not need because of straight cutting capacitor
Punching；
If d, the NODRC attribute of the user setting checktools of device is it is considered that he need not check this device
Whether part punches；
It should be noted that according to algorithm above, the capacitor found out, it is also possible to for power supply bridge joint inductance,
Magnetic bead, 0 Europe resistance.According to the 4th point of algorithm, if it find that the punching of some capacitors can not be changed really, or it is not required to
It punches, the NODRC attribute of their checktools can be arranged in we.
It after finding capacitor, then searches around capacitor pin in a certain range, if having the mistake as capacitor pin network
Hole.
2, review procedure is searched for automatically and identifies electric power network:
For one piece of circuit board, power supply signal on plate, clock signal, differential signal is the vital letter of 3 classes
Number.For these signals, we need emphasis to audit.Yep Checker can quickly find these signals.
Auditing system judges a network for electric power network, mainly according to following principle:
If pin points A, connected are less than 4 it is considered that it is not electric power network；
If B, connection only has the device number of 2 pin points less than 2 it is considered that it is not electric power network；
If C, the capacitor quantity of tie point is less than one it is considered that it is not electric power network；
If D, the device of tie point is all 2 pin it is considered that it is not electric power network；
If E, the network connected is already provided with differential nature so it is considered that it is not electric power network；
If F, containing " CLK " printed words in the network name connected it is considered that it is not electric power network
If G, the NODRC attribute of the user setting checktools of network is not it is considered that it is electric power network；
After screening out 7 conditions as above, remaining network audit system is considered electric power network.
3, review procedure is searched for automatically and identifies clock network:
PCB audit when, need to carry out audit confirmation to each clock signal, with confirm clock signal length,
Topological structure meets design requirement.
Auditing system judges a network for clock network, mainly according to following principle:
Network name contains CLK；
The NET_SPACING_TYPE attribute of network is CLK；
Clock network crosses the network after resistance, if pin point is less than or equal to 4, is considered as clock network；
4, review procedure is searched for automatically and identifies differential networks:
When PCB is audited, need to carry out audit confirmation to every a pair of of differential signal, with confirm differential signal length and
Differential lines spacing, meets design requirement.
Auditing system judges a network for differential networks, mainly according to following principle:
The last letter of network name is " P " " N ", "+" "-", " P " " M "；
The NET_SPACING_TYPE attribute of network is DIFF；
The diffpair attribute of network is true；
Differential networks cross the network after resistance, if pin point is less than or equal to 4, are considered as differential networks；
5, each layer cabling of electric power network is audited automatically whether all by overstriking
Check each layer cabling of electric power network whether all by overstriking, it is generally the case that each layer cabling of power supply, than common
Signal lead line width wants wide, meets electric current current-carrying function, and by manual examination and verification, usually audit is not comprehensive, and can spend a large amount of examine
The core time.
On auditing system is realized, the design rule of reading circuit plate first obtains the design line width of normal signal.Then it examines
Each layer of electric power network that core system scans one by one and searches for and identify automatically, the line width size of each section of power supply cabling, and with it is general
The design lines of messenger are roomy small to be compared.
6, under pcb design environment, auditing system is carried out for the netlist of schematic diagram and is audited automatically
It will appear the minor error that naked eyes are difficult to during principle diagram design, to schematic diagram net under pcb design environment
Table carries out auditing system to be audited automatically can quickly find these mistakes.
Auditing system shares the netlist audit function of 8 sports at present, and can according to need infinite expanding audit item.
First item function: for searching the single-ended connection network in netlist, that is, network only one pin；
In the principle design for carrying out scheme for the first time, such case often occurs.Following situation occurs as soon as such ask
Topic:
The first situation: since design scheme scale is bigger, network is only somewhere defined, and has leaked them
Carry out effectively to even, and rely on artificial mode, since design scale is big, these single-terminal networks are looked for it is complete just relatively difficult, than
Compared with the cost time.And this can all navigate to all problems soon by auditing system.
Second situation: both sides network name is inconsistent, and a network is caused to become 2 single-terminal networks.Such as somewhere net
More spaces behind network title, and there is no space at other one.Such case is by being manually usually that audit is not asked out
Topic, because space is invisible.Certainly the network on both sides in most of the cases be the network name that can identify of naked eyes not
Unanimously.
All-network on auditing system scanning board, and find out the network of only one pin.
Section 2 function: for checking the device of two pin, whether the network on pin is the same.If the same, say
Funerary objects part is short-circuited, this is problematic.
When principle design, by the pin misconnection at the both ends such as the device of two pin, such as resistance, capacitor, inductance.
Usually when drawing schematic diagram, the two terminal devices such as mobile resistance, capacitor, inductance cause, and are not easy to be noticeable.Auditing system
All devices on scanning board find out the device of only 2 pin, and the network name of the two pin is the same.
Section 3 function: for checking the device of two pin, if only one pin is connected to network, and another
Pin is not connected, this minor error that usually will appear when drawing schematic diagram.Such as capacitor one end without and ground symbol or
Power supply symbol connects.All devices on auditing system scanning board find out the device of only 2 pin, and have a pin to have
Network connection, another pin are not connected to the network.
Section 4 function: for checking single pin device, if be not connected to the network.
Single pin device is usually test point, and test point is no and is connected to the network, and just will appear this problem.Sometimes
Time, which is manually also not easy to check, to be come.All devices on auditing system scanning board find out the device of only 1 pin, and this
Pin is not connected to the network.
Section 5 function: for checking that the device for being more than or equal to 3 pin, only one pin have network.
More than or equal to the device of 3 pin, in actual application, it usually needs connect 2 pin or more than signal.If
Only one pin has network connection, that is usually problematic.All devices on auditing system scanning board, find out greater than etc.
In the device of 3 pin, and this device only has 1 pin to have network connection.
Section 6 function: for checking the device for having identical value value in schematic diagram, but different encapsulation is specified.It should
Function is chiefly used in the schematic diagram of ORCAD picture, and the schematic diagram that HDL is drawn does not lead the value value of device usually.So this
Function, the schematic diagram drawn commonly used in ORCAD.Certainly, the problem of this finds out, is not necessarily wrong, sets for schematic diagram
Count engineer's reference.All devices on auditing system scanning board find out the device of identical value value, then judge these
Whether the encapsulation title of device.
Section 7 function: whether the non-metallic hole for checking on plate has been defined network.
Non-metallic hole on plate is usually the screw hole of plank surrounding or the location hole of connector, due to being nonmetallic
Change, so network cannot have been defined, if being defined network attribute, but actually can not also be connected to, all is problematic.
All-network on auditing system scanning board, and find out whether the pin point connected on each network has non-metallic hole.
Section 8 function: for checking the network for being only connected to capacitor in schematic diagram
If a network is only connected to capacitor, not connected with device, then these capacitors be exactly isolate it is useless
's.This problem, the title for being often as the electric power network of capacitance connection and the electric power network of device inconsistent cause.Audit
All-network on system scanning board finds out the device connected on network, and these devices are all capacitors.Know on auditing system
Other device is that the mode of capacitor is, first its device for being 2 pin pins, and its REF number is started with C.
7, after netlist imports allegro, judge why device can not normally release
Netlist is needed to release them and be come on plate after schematic diagram importing allegro, would generally during swinging in
Some devices can not be put out, and these problems are to compare to spend the time by manually going why confirmation can not normally be showed
, the problem that the especially more device of pin foot (such as BGA device of several hundred pin) pin number is not corresponded to.
Auditing system judges why device can not normally release in terms of three.
The first situation, auditing system have searched for all specified library paths, have not found the encapsulation of needs, provide
ERROR prompt can not find encapsulation library.
Second situation, auditing system have found encapsulation library in specified library path.Pass through the device in analysis netlist
Encapsulation library pin number distribution in pin number distribution and library path is inconsistent, provides WARNING prompt.
The third situation, auditing system has found encapsulation library in specified library path, and pin number is distributed
There is no problem.Cannot so show reason may be do not find pad, plank drawing range is not put on not come out not enough, or
It is basic that just there is no problem.Provide WARNING prompt.
8, non-mode shortcut command is set, design and audit are facilitated
For convenience of designing and audit, auditing system provides a large amount of shortcut command, including auditing system interface button and
The shortcut command of keyboard, to facilitate operation and control of the engineer to design drawing.
Shortcut command, exactly combining certain specific functions pass through this then by one order of registration
Order quickly realizes specific function to call these program modules.Such as following order and corresponding function:
LA: it indicates to show all electrical layers；
L0: it indicates to close all electrical layers；
L1, L2, L3 ...: the corresponding electrical layer of display number is indicated；Multiple electrical layers are opened simultaneously if necessary, only
It needs to increase space between each letter.Such as: L1 245: expression opens simultaneously 1245 electrical layers.
S: display silk-screen level；
First S, rear LT: silk-screen TOP layers of display；
First S, rear LB: silk-screen BOTTOM layers of display；
SO:Text Outline switch；
SD:Ref and device line instruction switch；
Up to nearly hundred such shortcut command functions do not enumerate here.
9, audit REF, which is put, puts mistake with the presence or absence of intersection
REF puts intersection, sequence that device is put and device R EF to put sequence inconsistent.This is still relatively more frequent
Occur, but is not easy visually to be identified.Program exactly draws the line between device and REF, for visually checking on realizing
Whether REF puts correct, while providing warning to putting for intersection, when man-machine interactively is audited, it is only necessary to check device
Whether the part that the line between REF intersects, REF put correctly.
10, audit is laid out by principle map sheet
Under normal conditions, principle design engineer, can be the relevant device of realization function when design schematic diagram
It is drawn in together.And when layout, and need referring to schematic diagram, the layout that the relevant device of function is concentrated.If
There is the device of the schematic diagram with one page, is scattered distribution on the space of a whole page of PCB, such case may have the device of part
Part layout is unreasonable.There is such issues that this functionality, design engineer can quickly have found, and improves layout.
On auditing system is realized, by extracting device and the relevant information of the page in netlist, sees the device of same page, build
As soon as vertical group, has several pages of schematic diagrams to establish several group.It is corresponding with regard to being carried out for these group when audit
Man-machine interactively operation, and 3 kinds of highlighted functions are provided and facilitate audit.
TempHighlight: it is temporarily highlighted；
PermHighlight: it is highlighted using certain color；
Dehighlight: cancellation is highlighted；
11, one by one to electric power network, clock network, differential networks and the audit of free network interaction
For auditing system automatic identification to electric power network, clock network, the network of differential networks and engineer's concern
Signal needs to carry out man-machine interactively audit one by one.
Auditing system option panel list all automatic identifications to network or call in engineer concern network letter
Number, engineer clicks the network cabling that corresponding network name can be corresponded to automatically on plate, and provides and carry out to the network
TempHighlight or PermHighlight or Dehighlight mode are shown, to facilitate man-machine interactively audit every
Whether one network meets the requirement of design.
Auditing system provides electric power network, clock network, highlighted and output report the function of differential networks, into one simultaneously
Step facilitates audit of the engineer to distinctive signal.
It should be understood that above-mentioned specific embodiment of the invention is used only for exemplary illustration or explains of the invention
Principle, but not to limit the present invention.Therefore, it is done without departing from thought and range of the invention any
Modification, equivalent replacement, improvement etc., should all be included in the protection scope of the present invention.In addition, appended claims purport of the present invention
Covering the whole variations fallen into attached claim scope and boundary or this range and the equivalent form on boundary and is repairing
Change.
Claims (9)
1. a kind of PCB design domain auditing system, which is characterized in that it includes automatic DFM auditing module and man-machine interactively audit
Module；The automatic DFM auditing module includes cabling auditing module, via hole auditing module, copper sheet auditing module, silk-screen audit mould
Block, welding resistance auditing module and steel mesh auditing module；The man-machine interactively auditing module includes netlist auditing module, layout audit mould
Block, signal auditing module, structure I DF output module, element height Reports module, placement-and-routing's correlation interaction auditing module, silk
Interaction auditing module, the related interaction auditing module of production are closed in print；
When carrying out automatic DFM auditing module audit, windows program is completed according to the audit classification and needs chosen
Audit point communicates the demand for informing allegro skill program audit by ipc, then one by one by allegro skill program
The audit point program of calling each auditing module complete audit, and auditing result and auditing statements are formed, finally by ipc
Auditing result is fed back to windows program by communication, completes selected all audit demands；Carrying out the man-machine interactively audit
When, windows program communicates the demand for informing allegroskill program audit according to the interaction audit point chosen by ipc,
Then it allows the corresponding interactive review procedure of allegro skill routine call, completes man-machine interactively audit, it is logical finally by ipc
Auditing result is fed back to windows program by letter.
2. a kind of PCB design domain auditing system according to claim 1, which is characterized in that the automatic DFM audits mould
Block includes whether decoupling capacitance punches auditing module nearby.
3. a kind of PCB design domain auditing system according to claim 2, which is characterized in that the automatic DFM audits mould
Block is it is first determined whether be decoupling capacitance；Then the mistake whether having as capacitor pin network in capacitor pin peripheral extent searched
Hole decides that and punches nearby if there is via hole；If there is no via hole, punching nearby is decided that not.
4. a kind of PCB design domain auditing system according to claim 1, it is characterised in that: the automatic DFM audits mould
Block includes searching for automatically and identifying electric power network module.
5. a kind of PCB design domain auditing system according to claim 1, it is characterised in that: the automatic DFM audits mould
Block includes searching for automatically and identifying clock network module.
6. a kind of PCB design domain auditing system according to claim 1, it is characterised in that: the automatic DFM audits mould
Block includes searching for automatically and identifying differential networks module.
7. a kind of PCB design domain auditing system according to claim 1, it is characterised in that: the automatic DFM audits mould
Whether block includes automatic audit each layer cabling of electric power network all by overstriking module.
8. a kind of PCB design domain auditing system according to claim 1, it is characterised in that: man-machine interactively auditing module
Netlist auditing module include search single-ended connection network module in netlist, check two pin devices whether short circuit module,
Check two pin devices with the presence or absence of leakage network connecting module, check three pin devices with the presence or absence of leakage network connecting module,
Judge whether the device of identical value value has same package name module, checks whether non-metallic hole is connected with network mould
Block checks for the module for being only connected to the network of capacitor.
9. a kind of PCB design domain auditing system according to claim 1, it is characterised in that: the PCB design domain is examined
Core system is provided with non-mode shortcut command.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510018178.3A CN104573242B (en) | 2015-01-14 | 2015-01-14 | A kind of PCB design domain auditing system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510018178.3A CN104573242B (en) | 2015-01-14 | 2015-01-14 | A kind of PCB design domain auditing system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104573242A CN104573242A (en) | 2015-04-29 |
| CN104573242B true CN104573242B (en) | 2019-09-03 |
Family
ID=53089296
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510018178.3A Active CN104573242B (en) | 2015-01-14 | 2015-01-14 | A kind of PCB design domain auditing system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104573242B (en) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106294926A (en) * | 2016-07-19 | 2017-01-04 | 无锡军安电子科技有限公司 | A kind of line class problem inspection method of printed circuit board |
| CN106250645A (en) * | 2016-08-09 | 2016-12-21 | 浪潮集团有限公司 | A kind of method detecting power supply live width |
| CN107368635B (en) * | 2017-07-05 | 2021-07-02 | 上海华虹宏力半导体制造有限公司 | Method for detecting mixed connection of low-voltage well region and high-voltage well region |
| CN107644137B (en) * | 2017-09-26 | 2021-08-10 | 郑州云海信息技术有限公司 | Docking interface definition checking method and system |
| CN108133103B (en) * | 2017-12-21 | 2021-07-30 | 大连芯巧电子科技有限公司 | Electronic design DFM detection system, method and medium |
| CN108563909A (en) * | 2018-05-07 | 2018-09-21 | 济南浪潮高新科技投资发展有限公司 | A kind of method and device detecting distance between screw hole and PCB encapsulation |
| CN108762873A (en) * | 2018-05-29 | 2018-11-06 | 郑州云海信息技术有限公司 | A kind of device and method of the layout review in PCB design |
| CN111967214A (en) * | 2020-08-14 | 2020-11-20 | 上海佳研实业有限公司 | Software system capable of realizing printed circuit board aided design |
| CN112307707B (en) * | 2020-09-22 | 2022-09-27 | 中国电子科技集团公司第二十九研究所 | Manufacturability examination method and system for multi-chip assembly |
| CN113706193A (en) * | 2021-08-16 | 2021-11-26 | 深圳市云采网络科技有限公司 | SMT paster processing cost calculation method and electronic equipment |
| CN116822442A (en) * | 2023-07-18 | 2023-09-29 | 涟水县苏杭科技有限公司 | Quality control system and method for PCB design and production |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102819552A (en) * | 2012-06-26 | 2012-12-12 | 深圳市百能信息技术有限公司 | Method and system for automatically examining and verifying Printed Circuit Board (PCB) project files |
| CN103593525A (en) * | 2013-11-14 | 2014-02-19 | 信利半导体有限公司 | Secondary processing method and device of DFM analysis report |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8726208B2 (en) * | 2011-07-19 | 2014-05-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | DFM improvement utility with unified interface |
-
2015
- 2015-01-14 CN CN201510018178.3A patent/CN104573242B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102819552A (en) * | 2012-06-26 | 2012-12-12 | 深圳市百能信息技术有限公司 | Method and system for automatically examining and verifying Printed Circuit Board (PCB) project files |
| CN103593525A (en) * | 2013-11-14 | 2014-02-19 | 信利半导体有限公司 | Secondary processing method and device of DFM analysis report |
Non-Patent Citations (2)
| Title |
|---|
| CAM350自动DFM检测;阳小懂;《百度文库》;20111020;第1页第1行-第3页倒数第1行 |
| DFM 技术在PCB 设计中的应用;张文怡;《2010中国高端SMT学术会议》;20101110;引言第1行-第4节倒数第1行 |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104573242A (en) | 2015-04-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104573242B (en) | A kind of PCB design domain auditing system | |
| CN104573243A (en) | PCB design layout audit device | |
| CN1848122B (en) | Method for integrally checking chip and package substrate layouts for errors and system thereof | |
| CN101782931B (en) | Processing method and system of constraint areas of circuit board wiring | |
| CN101794339A (en) | Method and system for realizing portable multiplexing of printed circuit board | |
| CN106912162A (en) | A kind of PCB engineering problems are automatically extracted and the method and its system for examining | |
| CN100456307C (en) | System and method for checking design error | |
| CN106951613A (en) | It is a kind of to switch the method and device for showing PCB figure layers | |
| US7657853B2 (en) | Verification apparatus, design verification method, and computer aided design apparatus | |
| CN114861581B (en) | Auxiliary programming design method of programmable logic device based on image recognition | |
| CN109858098A (en) | Method, apparatus, computer equipment and the storage medium of PCB layout | |
| CN108536915A (en) | Pad design method and apparatus in a kind of printing board PCB design drawing | |
| CN105701317A (en) | Method and system for correcting signal missing in schematic diagram designing | |
| CN107092757B (en) | Method for checking through hole pressure dividing line in PCB design | |
| CN115329556A (en) | Transformer substation CAD drawing auditing method and device | |
| CN103699742B (en) | A kind of PCB netlist information display device of auxiliary circuit board diagnosis | |
| CN100361122C (en) | Automatic designing method for ICT test conversion PCB | |
| CN109241594A (en) | T-type topological structure wire length inspection method, device, equipment and readable storage medium storing program for executing | |
| CN102955865B (en) | Black box logic verification method for physical chip layout | |
| CN101430722A (en) | Test point layout detection method | |
| CN109815635B (en) | Boiler MFT automatic design system and method | |
| CN109858155B (en) | Simulation method and related device | |
| CN107895064A (en) | Component polarity detection method, system, computer-readable recording medium and equipment | |
| CN100426304C (en) | System-level circuit inspection method and tool | |
| CN109740193A (en) | It is a kind of to automatically cut off the method and system for laminating silk-screen |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |