CN104517816A - 具有弛豫减少衬垫的半导体器件及其相关方法 - Google Patents

具有弛豫减少衬垫的半导体器件及其相关方法 Download PDF

Info

Publication number
CN104517816A
CN104517816A CN201410476591.XA CN201410476591A CN104517816A CN 104517816 A CN104517816 A CN 104517816A CN 201410476591 A CN201410476591 A CN 201410476591A CN 104517816 A CN104517816 A CN 104517816A
Authority
CN
China
Prior art keywords
semiconductor layer
strained semiconductor
liner
semiconductor device
relaxation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201410476591.XA
Other languages
English (en)
Other versions
CN104517816B (zh
Inventor
P·莫兰
柳青
N·劳贝特
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics International NV
Original Assignee
STMicroelectronics lnc USA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics lnc USA filed Critical STMicroelectronics lnc USA
Publication of CN104517816A publication Critical patent/CN104517816A/zh
Application granted granted Critical
Publication of CN104517816B publication Critical patent/CN104517816B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
    • H01L21/845—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body including field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
    • H01L27/1211—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI combined with field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)

Abstract

一种用于形成半导体器件的方法包括在应变的绝缘体上半导体晶片的应变半导体层上形成掩模层。形成约束了应变半导体层的隔离沟槽。隔离沟槽延伸穿过掩模层并且进入SOI晶片中而越过其氧化物层。电介质本体形成在隔离沟槽中。弛豫减少衬垫形成在电介质本体上以及在应变半导体层的相邻侧壁上。移除了在应变半导体层上的掩模层。

Description

具有弛豫减少衬垫的半导体器件及其相关方法
技术领域
本发明涉及电子器件领域，并且更具体地涉及半导体器件及其相关方法。
背景技术
一些半导体器件利用了绝缘体上半导体(SOI)技术，其中诸如硅之类的半导体薄层通过相对厚的电绝缘层与半导体衬底或晶片分离。该厚的电绝缘层也称作掩埋氧化物(BOX)层。半导体层通常具有几纳米的厚度，而半导体衬底通常具有几十纳米的厚度。
SOI技术与用于互补金属氧化物半导体(CMOS)器件的传统厚体技术相比提供某些优点。CMOS器件包括均形成在叠置在掩埋氧化物(BOX)层上薄硅层中的nMOSFET晶体管和pMOSFET晶体管。SOI技术允许CMOS器件工作在较低功耗下而同时提供了相同的性能水平。
有助于允许CMOS持续等比例缩减的一个特定类型SOI技术是全耗尽SOI(FDSOI)。与部分耗尽SOI(PDSOI)器件相反，在FDSOI器件其中相对薄的半导体沟道层位于掩埋氧化物(BOX)层之上，使得器件的耗尽区域覆盖了整个层。与例如PDSOI器件相比，FDSOI器件可以提供诸如更高开关速度以及阈值电压漂移减小的优点。
为了改进CMOS器件性能，可以将应力引入场效应晶体管(FET)的沟道中。当在纵向方向(也即在电流流动方向)上施加时，已知张应力增强了电子迁移率(也即n-沟道MOSFET驱动电流)，而已知压应力增强了空穴迁移率(也即p-沟道MOSFET驱动电流)。因此，张应力的绝缘体上硅(sSOI)对于nMOSFET晶体管是主要性能推动者，而压应力的绝缘体上锗硅(SGOI)对于pMOSFET晶体管是主要性能推动者。
为了防止在应变SOI晶片中相邻的nMOSFET与pMOSFET之间的电流泄漏，浅沟槽隔离(STI)形成在两个晶体管之间。通常在形成晶体管之前在半导体器件制造工艺早期形成STI。为了形成STI，掩模层形成在应变半导体层上，并且隔离沟槽形成穿过掩模层并且进入对应于相邻nMOSFET和pMOSFET晶体管的两个有源区域之间的SOI晶片中。电介质本体形成在隔离沟槽中。
当移除硬掩模时，在电介质本体与隔离沟槽接触的应变半导体层的边缘处发生了应变半导体层的机械弛豫。如图1中半导体器件10所示，机械弛豫是弹性的，并且可以导致在应变半导体层22的侧壁23与STI 16的相邻侧壁17之间形成断层或间隙12。应变半导体层22是应变SOI晶片20的一部分，其包括掩埋氧化物(BOX)层24和半导体衬底或晶片26。应变半导体层22的机械弛豫对载流子迁移率和晶体管阈值电压可变性产生了负面影响。
发明内容
一种用于形成半导体器件的方法，包括在应变的绝缘体上半导体晶片的应变半导体层上形成掩模层，以及形成约束应变半导体层的隔离沟槽。隔离沟槽可以延伸穿过掩模层，并且越过SOI晶片的氧化物层而进入SOI晶片中。该方法可以进一步包括在隔离沟槽中形成电介质本体，在电介质本体上以及在应变半导体层的相邻侧壁上形成弛豫减少衬垫，以及移除在应变半导体层上的掩模层。
当在STI形成之后移除用于形成STI的掩模层时，在电介质本体以及在应变半导体层的相邻侧壁上的弛豫减少衬垫有利地减小应变半导体层的弛豫。弛豫减少衬垫有利地维持应变半导体层的机械连续性。弛豫减少衬垫可以包括具有高杨氏模量的材料，诸如例如氧化铝或氧化铪。杨氏模量的数值可以大于70GPa。
应变半导体层可以包括硅以限定用于n沟道金属氧化物半导体场效应晶体管的有源区域。备选地，应变半导体层可以包括硅和锗以限定用于p沟道金属氧化物半导体场效应晶体管的有源区域。
弛豫减少衬垫的上表面可以形成为与应变半导体层的上表面共面。备选地，在应变半导体层的相邻侧壁上的弛豫减少衬垫的上表面可以形成为在应变半导体层的上表面之上。
电介质本体的上表面可以形成为与氧化层的上表面共面。该方法可以进一步包括在应变半导体层之上形成栅极堆叠，以及在栅极堆叠下方形成限定了在两者之间沟道区的突起的源极和漏极区域。
附图说明
图1是根据现有技术的半导体器件的剖视图。
图2是根据本实施例的半导体器件的剖视图。
图3是示出了用于形成图2的半导体器件的方法的流程图。
图4至图8是示出了图2的方法的一系列剖视图。
图9是根据本实施例的FinFET器件的剖视图。
具体实施方式
以下将参考其中示出了优选实施例的附图更完整描述本发明实施例。然而实施例可以以许多不同形式实施，并且不应构造为限定与在此所述的实施例。相反地，提供这些实施例以使得本公开将是完全和完整的，并且将项本领域技术人员完全传达本公开的范围。全文中相同数字涉及相同元件，并且主要符号用于标识在备选实施例中类似的元件。
初始地，参照附图2，首先描述作为CMOS半导体器件的半导体器件30。在所示实施例中，半导体器件30包括应变SOI晶片40，其包括半导体衬底或晶片46，在半导体衬底上的掩埋氧化物(BOX)层44，以及在掩埋氧化物层上的应变半导体层42。应变半导体层42限定了第一有源区域。
应变SOI晶片40可以是全耗尽SOI(FDSOI)晶片，如本领域技术人员易于知晓的那样。此外，应变SOI晶片40可以是超薄本体和掩埋(UTBB)晶片，如本领域技术人员也易于知晓的那样。例如，半导体衬底46的厚度可以在约10至25nm的范围内，并且应变半导体层42的厚度可以在约5至10nm的范围内。
浅沟槽隔离(STI)50约束了应变半导体层42，其中延伸进入SOI晶片40的STI越过掩埋氧化物层44。弛豫减少衬垫60在STI 50上，以及在应变半导体层42的相邻侧壁43上。
如以下进一步详述的那样，用于形成STI 50的掩模层具有高杨氏模量。因此，当掩模层放置在合适位置时，维持了应变半导体层42的机械连续性。当移除掩模层时，弛豫减少衬垫60有利地减小了应变半导体层42的弛豫。这可以通过维持应变半导体层42的机械连续性而完成。
弛豫减少衬垫60可以包括具有高杨氏模量的材料。杨氏模量的数值需要大于STI 50中电介质本体52。在退火之后，电介质本体52(例如氧化硅)通常具有在60至70GPa范围内的杨氏模量。因此，高杨氏模量需要大于70GPa。具有高杨氏模量的示例性材料是氧化铝和氧化铪。氧化铝具有在200至400GPa范围内的杨氏模量，而氧化铪具有70至150GPa范围内的杨氏模量。用于弛豫减少衬垫60的材料的机械特性变化，这继而引起杨氏模量的测量数值类似地变化，如本领域技术人员易于知晓的那样。
选择用于弛豫减少衬垫60的材料的另一因素是需要具有高的刻蚀选择性。高刻蚀选择性是例如相对于氧化物和氮化物。此外，弛豫减少衬垫60需要展现良好的电介质特性。可以使用除了氧化铝和氧化铪之外的材料，只要它们具有高杨氏模量，相对于氧化物和氮化物具有高的刻蚀选择性，并且具有良好的电介质特性。
现在参照图3中的流程图100以及参照图4至图9所示对应的工艺流程而描述用于形成半导体器件30的方法。从开始处(框102)，掩模层70在框104处形成在应变半导体层42上，如图4所示。
在步骤106处形成约束了应变半导体层42的隔离沟槽48，也如图4所示。隔离沟槽48延伸穿过掩模层70，并且越过掩埋氧化物层44进入SOI晶片40中。电介质本体52在框108处形成在隔离沟槽48中以限定STI 50，如图5所示。电介质本体52是氧化物，其是具有低杨氏模量(也即小于70GPa)的软材料。
通常，氧化物填充了越过掩模层70的隔离沟槽48。在该示例性实施例中，选择性移除氧化物，使得剩余的电介质本体52的上表面与氧化物层44的上表面共面。
在框112处在电介质本体52上以及在应变半导体层42的相邻侧壁43上形成弛豫减少衬垫60，如图6所示。在该示例性实施例中，也在掩模层70上形成弛豫减少衬垫60。如上所述，弛豫减少衬垫60可以包括具有高杨氏模量的材料，诸如例如氧化铝或氧化铪。此外，氧化铝和氧化铪均具有良好的电介质特性以及对于氧化物和氮化物的高刻蚀选择性。在该示例性实施例中，掩模层70和掩模层上弛豫减少衬垫60的一部分在步骤114处移除，使得剩余的弛豫减少衬垫60的上表面与应变半导体层42的上表面共面，如图2所示。
在一个备选实施例中，掩模层70和掩模层上弛豫减少衬垫60的一部分在步骤114处移除，使得在应变半导体层42’的相邻侧壁43’上的弛豫减少衬垫60的上表面在应变半导体层的上表面上方，如图7所示。弛豫减少衬垫60’因此包括了接触应变半导体层42’的相邻侧壁43’的边缘部分62’以及非边缘部分64’。边缘部分62’的上表面在应变半导体层42’的上表面上方，并且非边缘部分64’的上表面与应变半导体层42’的上表面共面。弛豫减少衬垫60’的非边缘部分64’的厚度可以在约5至10nm的范围内，也即与应变半导体层42的厚度相同。弛豫减少衬垫60’的边缘部分62’的厚度可以在约10至20nm的范围内。
当移除掩模层70时，在电介质本体52以及在应变半导体层42的相邻侧壁43上的弛豫减少衬垫60有利地减小了应变半导体层的弛豫。弛豫减少衬垫60有利地维持了应变半导体层的机械连续性，而如果电介质本体52替代地位于应变半导体层42的相邻侧壁43上则并非是这种情形。
方法进一步包括在框116处在应变半导体层42之上形成第一栅极堆叠80，其限定了第一有源区域。在图8所示半导体器件的所示实施例中，栅极堆叠80包括栅极电介质层82、栅极电极层84以及侧壁间隔体86。如本领域技术人员易于知晓的那样，半导体器件可以是CMOS半导体器件。在该情形下，方法可以进一步包括在应变半导体层128之上形成第二栅极堆叠130，这限定了第二有源区域。栅极堆叠130包括栅极电解质层132，栅极电极层134，以及侧壁间隔体136。STI 60以及在STI 50中的电介质材料52分隔了第一有源区域42和第二有源区域128。
突起的源极和漏极区域90、92在框118处形成以在第一栅极堆叠80下方第一有源区域中在两者之间限定第一沟道94。在一个实施例中，沟道区域94是用于n沟道金属氧化物半导体场效应晶体管(nMOSFET)98。类似地，突起的源极和漏极区域140、142形成以在第二栅极堆叠130下方第二有源区域中限定在两者之间的第二沟道144。在一个实施例中，沟道区域144是用于p沟道金属氧化物半导体场效应晶体管(pMOSFET)148。方法结束于框120。
鉴于上述内容，可以实施各种不同晶体管结构，包括但不限于：例如，平面CMOS，高k金属栅极CMOS，PD-SOI，FD-SOI，UTBB，垂直双栅，埋栅，FinFET，三栅，多栅，2D，3D，突起的源极/漏极，应变源极/漏极，应变沟道，及其组合/混合。
FinFET器件200”的剖视图示出在图9中。FinFET器件200”包括应变SOI晶片，其包括半导体衬底或晶片46”，半导体衬底上的掩埋氧化物(BOX)层44”，以及掩埋氧化物层上的应变半导体层42”。应变半导体层42”限定了第一有源区域。另一应变半导体层128”在邻近有源区域42”的掩埋氧化物层44”上，并且限定了第二有源区域，如上所述。
浅沟槽隔离(STI)包括约束了应变半导体层42”的电介质本体52”，也如前所述。STI中的电介质本体52”延伸进入SOI晶片中而越过其掩埋氧化物层44”。弛豫减少衬垫60”在电介质本体52”上，并且在应变半导体层42”的相邻侧壁43”上。
限定了第一有源区域的应变半导体层42”是用于nMOSFET，而限定了第二有源区域的第二应变半导体层128”是用于pMOSFET。鳍230”限定了用于nMOSFET的沟道，而鳍260”限定了用于pMOSFET的沟道。栅极270”叠置在鳍230”、260”上，并且包括在电介质层274”上的多晶硅层272”。
FinFET器件200”包括可以外延生长的突起的源极/漏极区域。外延生长SiGe可以用于减小源极/漏极区域的电阻和应力。源极/漏极区域的该特征方面也适用于FD-SOI。
已经受益于前述说明书和附图展示的教导，本领域技术人员将知晓许多修改和其他实施例。因此，应该理解的是，本发明不应限于所述具体实施例，并且修改例和实施例意在包括于所附权利要求的范围之内。

Claims (30)

1.一种用于形成半导体器件的方法，包括：
在应变的、绝缘体上半导体晶片的应变半导体层上形成掩模层；
形成约束了所述应变半导体层的隔离沟槽，其中所述隔离沟槽延伸穿过所述掩模层并且越过SOI晶片的氧化物层进入所述SOI晶片；
在所述隔离沟槽中形成电介质本体；
在所述电介质本体上以及在所述应变半导体层的相邻侧壁上形成弛豫减少衬垫；以及
移除在所述应变半导体层上的掩模层。
2.根据权利要求1所述的方法，其中所述弛豫减少衬垫包括氧化铝。
3.根据权利要求1所述的方法，其中所述弛豫减少衬垫包括氧化铪。
4.根据权利要求1所述的方法，其中所述弛豫减少衬垫具有大于70GPa的杨氏模量。
5.根据权利要求1所述的方法，其中所述应变半导体层包括硅。
6.根据权利要求1所述的方法，其中所述应变半导体层包括硅和锗。
7.根据权利要求1所述的方法，其中所述弛豫减少衬垫的上表面被形成为与所述应变半导体层的上表面共面。
8.根据权利要求1所述的方法，其中所述电介质本体的上表面被形成为与所述氧化物层的上表面共面。
9.根据权利要求1所述的方法，其中在所述应变半导体层的相邻侧壁上的弛豫减少衬垫的上表面被形成为在所述应变半导体层的上表面上方。
10.根据权利要求1所述的方法，进一步包括：
在所述应变半导体层之上形成栅极堆叠；以及
形成突起的源极和漏极区域，所述突起的源极和漏极区域在所述栅极堆叠下方限定在两者之间的沟道。
11.根据权利要求10所述的方法，其中所述沟道用于具有FinFET结构的金属氧化物半导体场效应晶体管(MOSFET)。
12.一种用于形成半导体器件的方法，包括：
在应变的、绝缘体上硅晶片的应变硅层上形成掩模层；
形成约束了所述应变硅层的隔离沟槽，其中所述隔离沟槽延伸穿过所述掩模层，并且越过SOI晶片的氧化物层进入所述SOI晶片；
在所述隔离沟槽中形成电介质本体；
在所述电介质本体上以及在所述应变半导体层的相邻侧壁上形成包括氧化铝和氧化铪中的至少一种的衬垫；以及
移除在所述应变半导体层上的掩模层。
13.根据权利要求12所述的方法，其中所述应变半导体层包括硅。
14.根据权利要求12所述的方法，其中所述应变半导体层包括硅和锗。
15.根据权利要求12所述的方法，其中所述衬垫的上表面被形成为与所述应变半导体层的上表面共面。
16.根据权利要求12所述的方法，其中所述电介质本体的上表面被形成为与所述氧化物层的上表面共面。
17.根据权利要求12所述的方法，其中在所述应变半导体层的相邻侧壁上的所述衬垫的上表面被形成为在所述应变半导体层的上表面上方。
18.根据权利要求12所述的方法，进一步包括：
在所述应变半导体层之上形成栅极堆叠；以及
形成突起的源极和漏极区域，所述突起的源极和漏极区域在所述栅极堆叠下方限定在两者之间的沟道。
19.根据权利要求18所述的方法，其中所述沟道用于具有FinFET结构的金属氧化物半导体场效应晶体管(MOSFET)。
20.一种半导体器件，包括：
应变的、绝缘体上半导体(SOI)衬底，其包括应变半导体层；
浅沟槽隔离(STI)，约束在所述SOI衬底中的所述应变半导体层，其中所述STI延伸越过所述SOI衬底的氧化物层进入所述SOI衬底中；以及
弛豫减少衬垫，在所述STI上以及在所述应变半导体层的相邻侧壁上。
21.根据权利要求20所述的半导体器件，其中所述弛豫减少衬垫包括氧化铝。
22.根据权利要求20所述的半导体器件，其中所述弛豫减少衬垫包括氧化铪。
23.根据权利要求20所述的半导体器件，其中所述弛豫减少衬垫具有大于70GPa的杨氏模量。
24.根据权利要求20所述的半导体器件，其中所述应变半导体层包括硅。
25.根据权利要求20所述的半导体器件，其中所述应变半导体层包括硅和锗。
26.根据权利要求20所述的半导体器件，其中所述弛豫减少衬垫的上表面与所述应变半导体层的上表面共面。
27.根据权利要求20所述的半导体器件，其中所述电介质本体的上表面与所述氧化物层的上表面共面。
28.根据权利要求20所述的半导体器件，其中在所述应变半导体层的相邻侧壁上的所述弛豫减少衬垫的上表面在所述应变半导体层的上表面上方。
29.根据权利要求20所述的半导体器件，进一步包括：
栅极堆叠，在所述应变半导体层之上；以及
突起的源极和漏极区域，在所述栅极堆叠下方限定在两者之间的沟道。
30.根据权利要求29所述的半导体器件，其中所述沟道用于具有FinFET结构的金属氧化物半导体场效应晶体管(MOSFET)。
CN201410476591.XA 2013-10-08 2014-09-17 具有弛豫减少衬垫的半导体器件及其相关方法 Active CN104517816B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/048,232 2013-10-08
US14/048,232 US10204982B2 (en) 2013-10-08 2013-10-08 Semiconductor device with relaxation reduction liner and associated methods

Publications (2)

Publication Number Publication Date
CN104517816A true CN104517816A (zh) 2015-04-15
CN104517816B CN104517816B (zh) 2018-05-25

Family

ID=52776268

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201420535461.4U Expired - Lifetime CN204257647U (zh) 2013-10-08 2014-09-17 半导体器件
CN201410476591.XA Active CN104517816B (zh) 2013-10-08 2014-09-17 具有弛豫减少衬垫的半导体器件及其相关方法

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201420535461.4U Expired - Lifetime CN204257647U (zh) 2013-10-08 2014-09-17 半导体器件

Country Status (2)

Country Link
US (1) US10204982B2 (zh)
CN (2) CN204257647U (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10204982B2 (en) * 2013-10-08 2019-02-12 Stmicroelectronics, Inc. Semiconductor device with relaxation reduction liner and associated methods
US9941300B2 (en) 2015-12-16 2018-04-10 Globalfoundries Inc. Structure and method for fully depleted silicon on insulator structure for threshold voltage modification
US11152362B2 (en) * 2016-11-10 2021-10-19 Taiwan Semiconductor Manufacturing Co., Ltd. Fin field effect transistor (FinFET) device structure
KR102515393B1 (ko) * 2018-06-29 2023-03-30 삼성전자주식회사 반도체 장치 및 그 제조 방법

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050026390A1 (en) * 2002-10-01 2005-02-03 Min-Hna Chi Shallow trench filled with two or more dielectrics for isolation and coupling or for stress control
US20050253199A1 (en) * 2004-05-11 2005-11-17 Kohjiro Nagaoka Semiconductor device and manufacturing method thereof
CN1716607A (zh) * 2004-05-25 2006-01-04 株式会社瑞萨科技 半导体器件及其制造方法
US20060014366A1 (en) * 2002-06-07 2006-01-19 Amberwave Systems Corporation Control of strain in device layers by prevention of relaxation
US20060087000A1 (en) * 2004-10-22 2006-04-27 Matsushita Electric Industrial Co., Ltd. Semiconductor device and manufacturing method thereof
CN101118928A (zh) * 2006-08-02 2008-02-06 台湾积体电路制造股份有限公司 应变沟道mos元件
US20090283852A1 (en) * 2008-05-19 2009-11-19 Alois Gutmann Stress-Inducing Structures, Methods, and Materials
US20110210427A1 (en) * 2010-02-26 2011-09-01 Jan Hoentschel Strain memorization in strained soi substrates of semiconductor devices
CN204257647U (zh) * 2013-10-08 2015-04-08 意法半导体公司 半导体器件

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7402872B2 (en) * 2004-11-18 2008-07-22 Intel Corporation Method for forming an integrated circuit
US8685847B2 (en) * 2010-10-27 2014-04-01 International Business Machines Corporation Semiconductor device having localized extremely thin silicon on insulator channel region
US9768055B2 (en) * 2012-08-21 2017-09-19 Stmicroelectronics, Inc. Isolation regions for SOI devices

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060014366A1 (en) * 2002-06-07 2006-01-19 Amberwave Systems Corporation Control of strain in device layers by prevention of relaxation
US7335545B2 (en) * 2002-06-07 2008-02-26 Amberwave Systems Corporation Control of strain in device layers by prevention of relaxation
US20050026390A1 (en) * 2002-10-01 2005-02-03 Min-Hna Chi Shallow trench filled with two or more dielectrics for isolation and coupling or for stress control
US20050253199A1 (en) * 2004-05-11 2005-11-17 Kohjiro Nagaoka Semiconductor device and manufacturing method thereof
CN1716607A (zh) * 2004-05-25 2006-01-04 株式会社瑞萨科技 半导体器件及其制造方法
US20060087000A1 (en) * 2004-10-22 2006-04-27 Matsushita Electric Industrial Co., Ltd. Semiconductor device and manufacturing method thereof
CN101118928A (zh) * 2006-08-02 2008-02-06 台湾积体电路制造股份有限公司 应变沟道mos元件
US20090283852A1 (en) * 2008-05-19 2009-11-19 Alois Gutmann Stress-Inducing Structures, Methods, and Materials
US20110210427A1 (en) * 2010-02-26 2011-09-01 Jan Hoentschel Strain memorization in strained soi substrates of semiconductor devices
CN204257647U (zh) * 2013-10-08 2015-04-08 意法半导体公司 半导体器件

Also Published As

Publication number Publication date
CN104517816B (zh) 2018-05-25
US20150097212A1 (en) 2015-04-09
US10204982B2 (en) 2019-02-12
CN204257647U (zh) 2015-04-08

Similar Documents

Publication Publication Date Title
US10497808B2 (en) Method of making a CMOS semiconductor device using a stressed silicon-on-insulator (SOI) wafer
US8435846B2 (en) Semiconductor devices with raised extensions
US8853040B2 (en) Strained thin body CMOS device having vertically raised source/drain stressors with single spacer
US9263587B1 (en) Fin device with blocking layer in channel region
US9142673B2 (en) Devices and methods of forming bulk FinFETS with lateral seg for source and drain on dielectrics
US20060208300A1 (en) Finfet-type semiconductor device and method for fabricating the same
US20130285117A1 (en) CMOS WITH SiGe CHANNEL PFETs AND METHOD OF FABRICATION
US20160118387A1 (en) Semiconductor device with a buried oxide stack for dual channel regions and associated methods
US20160329326A1 (en) Sub-fin doped bulk fin field effect transistor (finfet), integrated circuit (ic) and method of manufacture
CN204257647U (zh) 半导体器件
US20180197780A1 (en) Field effect transistor including strained germanium fins
US8441045B2 (en) Semiconductor device and method for manufacturing the same
US20140124865A1 (en) Semiconductor device including low-k dielectric cap layer for gate electrodes and related methods
US9373639B2 (en) Thin channel-on-insulator MOSFET device with n+ epitaxy substrate and embedded stressor
US20180108656A1 (en) Asymmetrical fin structure and method of fabricating the same
US9099565B2 (en) Method of making a semiconductor device using trench isolation regions to maintain channel stress
WO2020212786A1 (en) Potential well based fdsoi mosfet (pwfdsoi mosfet)

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20221220

Address after: Geneva, Switzerland

Patentee after: STMicroelectronics International N.V.

Address before: Texas, USA

Patentee before: STMicroelectronics, Inc.