CN104469373A - Audio and video coding chip software framework - Google Patents

Audio and video coding chip software framework Download PDF

Info

Publication number
CN104469373A
CN104469373A CN201410752705.9A CN201410752705A CN104469373A CN 104469373 A CN104469373 A CN 104469373A CN 201410752705 A CN201410752705 A CN 201410752705A CN 104469373 A CN104469373 A CN 104469373A
Authority
CN
China
Prior art keywords
module
coding
avc
code stream
audio
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201410752705.9A
Other languages
Chinese (zh)
Other versions
CN104469373B (en
Inventor
田泽
黎小玉
陈佳
曹朋朋
王绮卉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AVIC No 631 Research Institute
Original Assignee
AVIC No 631 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AVIC No 631 Research Institute filed Critical AVIC No 631 Research Institute
Priority to CN201410752705.9A priority Critical patent/CN104469373B/en
Publication of CN104469373A publication Critical patent/CN104469373A/en
Application granted granted Critical
Publication of CN104469373B publication Critical patent/CN104469373B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Compression Or Coding Systems Of Tv Signals (AREA)

Abstract

The invention discloses an audio and video coding chip software framework. The audio and video coding chip software framework comprises an H.264/AVC coding host interface module (1), an H.264/AVC coding interface module (2) and a basic resource drive module (3). The H.264/AVC coding host interface module (1) and the H.264/AVC coding interface module (2) are interacted, and the H.264/AVC coding interface module (2) and the basic resource drive module (3) are interacted. By means of the audio and video coding chip software framework, module development bases are provided for designing and applying an H.264/AVC coding chip, a flexible solution is provided for achieving an H.264/AVC protocol in cooperation with H.264/AVC coding chip hardware, and guidance is provided for developing like products.

Description

A kind of audio/video coding chip software framework
Technical field
The invention belongs to field of computer technology, relate to a kind of audio/video coding chip software framework.
Background technology
H.264/AVC compression and coding standard is with its high compression ratio, low bit-rate, high-quality image, and the advantages such as powerful fault-tolerant ability and network adaptability become the compression coding standard of a new generation, and are widely used in field of video compression.But realize this compression and coding standard, need to solve the software and hardware architecture design meeting H.264/AVC compression and coding standard.
Summary of the invention
The object of the invention is to provide a kind of module architectures based on H.264/AVC coding chip, for the design and application of H.264/AVC coding chip provides Development of Module foundation, the realization that collaborative H.264/AVC coding chip hardware is H.264/AVC compression and coding standard provides one solution flexibly, for the exploitation of like product provides guidance.
Technical solution of the present invention is:
A kind of audio/video coding chip software framework, its special character is:
Comprise H.264/AVC coding chip host interface module 1, H.264/AVC coding chip interface module 2, basic resources driver module 3;
Described H.264/AVC coding chip host interface module 1: configure sound, video coding parameter and code stream multiplex and output parameter for the application according to user's application system; Also under debugging mode, sound, video data are exported to H.264/AVC coding chip interface module 2 and receive the code stream that H.264/AVC addressable port module 2 exports simultaneously;
Described H.264/AVC addressable port module 2: according to the configuration codes parameter received, by the sound of input, video source according to MPEG-24AAC or H.264/AVC coding standard carry out compressed encoding, obtain code stream and export; Can also according to applied environment, call basic resources driver module 3 and coding parameter configuration is carried out to self, and according to parameter configuration to input sound, video source according to MPEG-24AAC or H.264/AVC coding standard carry out compressed encoding, obtain meeting the code stream of H.264/AVC coding standard and export;
Described basic resources driver module 3, provides functional module for the work for H.264/AVC coding chip interface module 2.
Above-mentioned host interface module 1 of H.264/AVC encoding comprises video coding interface, audio coding interface module and code stream multiplex and output interface module;
Described video coding interface for configuring video coding parameter, and to H.264/AVC coding chip interface module 2 inputting video data;
Described audio coding interface module for configuring audio coding parameters, and to H.264/AVC coding chip interface module 2 input audio data;
Described code stream multiplex and output interface module be multiplexing and output parameter for configuration bit stream, receives the code stream that H.264/AVC addressable port module 2 exports.
Above-mentioned H.264/AVC coding chip interface module 2 comprises video encoding module, audio coding module, code stream multiplex and output module, Ethernet protocol stack module, FAT file system module and code stream output interface;
Video encoding module carries out video coding parameter configuration by the functional module called in basic resources driver module 3, and according to H.264/AVC coding standard, compressed encoding is carried out to video source, the video ES obtaining meeting H.264/AVC coding standard is flowed and exports to code stream multiplex and output module;
Audio coding module carries out audio coding parameters configuration by the functional module called in basic resources driver module 3, and according to MPEG-24AAC coding standard, compressed encoding is carried out to audio-source, will obtain meeting the audio ES stream of MPEG-24AAC coding standard and export to code stream multiplex and output module;
Code stream multiplex and output module carry out code stream multiplex by the functional module called in basic resources driver module 3 and output module is configured, and carry out multiplexing to the video ES stream received and audio ES stream, will code stream be obtained and export to code stream multiplex and output interface module, Ethernet protocol stack module, FAT file system module and code stream output interface;
The code stream received is packaged into Ethernet data bag and sends by Ethernet protocol stack module;
The code stream received is stored in IDE hard disk by FAT file system module;
The code stream that code stream output interface just receives directly exports.
Above-mentioned basic resources driver module 3 comprises processor and multiple functional module,
Described processor processes accordingly according to the call instruction receiving H.264/AVC coding chip interface module 2.
Above-mentioned multiple functional module comprises external memory controller EMC, internal SRAM controller ISC, WatchDog Timer WDT, Universal Asynchronous Receive/dispensing device UART, timer TIMER, real-time clock RTC, universal input output GPIO, iic bus IIC, Ethernet ETH, integrated device electronics controller IDE, external interrupt control device VIC and direct memory access controller DMA.
Beneficial effect of the present invention:
1, the design and application that the present invention is H.264/AVC coding chip provides Development of Module foundation, collaborative H.264/AVC coding chip hardware is that the realization of H.264/AVC compression and coding standard provides one solution flexibly, for the exploitation of like product provides guidance.This module architectures based on H.264/AVC coding chip has the following advantages:
2, the present invention adopts modular design method, H.264/AVC to encode host interface module, coding parameter configuration is carried out according to the application call of application system host interface module of H.264/AVC encoding, collaborative H.264/AVC coding chip interface module and hardware encoding examine the audiovisual compression coding that reality now meets H.264/AVC coding standard, and are exported by the code stream after coding; H.264/AVC coding chip interface module, can with host interface module and the work of hardware encoding nuclear coordination of H.264/AVC encoding, realize audiovisual compression coding, and code stream to be exported; Also can independent of host interface module of H.264/AVC encoding, functional module configuration video encoding module, audio coding module and code stream multiplex and the output module of basic resources driver module is called according to application-specific, work with hardware encoding nuclear coordination, realize audiovisual compression coding, and the code stream after coding is exported; Basic resources driver module, for providing functional module for H.264/AVC coding chip interface module work.
Accompanying drawing explanation
Fig. 1 is that the present invention specifically implements schematic diagram.
Embodiment
Below the present invention is described in further details.As shown in Figure 1, a kind of module architectures based on H.264/AVC coding chip, adopts modular design method, and this module architectures comprises H.264/AVC encode host interface module 1, H.264/AVC coding chip interface module 2, basic resources driver module 3.
H.264/AVC coding chip host interface module 1: configure sound, video coding parameter and code stream multiplex and output parameter for the application according to user's application system; Also under debugging mode, sound, video data are exported to H.264/AVC coding chip interface module 2 and receive the code stream that H.264/AVC addressable port module 2 exports simultaneously;
H.264/AVC addressable port module 2: according to the configuration codes parameter received, by the sound of input, video source according to MPEG-24AAC or H.264/AVC coding standard carry out compressed encoding, obtain code stream and export; Can also according to applied environment, call basic resources driver module 3 and coding parameter configuration is carried out to self, and according to parameter configuration to input sound, video source according to MPEG-24AAC or H.264/AVC coding standard carry out compressed encoding, obtain meeting the code stream of H.264/AVC coding standard and export;
Basic resources driver module 3, provides functional module for the work for H.264/AVC coding chip interface module 2.
H.264/AVC host interface module 1 of encoding comprises video coding interface, audio coding interface module and code stream multiplex and output interface module; Video coding interface for configuring video coding parameter, and to H.264/AVC coding chip interface module 2 inputting video data; Audio coding interface module for configuring audio coding parameters, and to H.264/AVC coding chip interface module 2 input audio data; Code stream multiplex and output interface module be multiplexing and output parameter for configuration bit stream, receives the code stream that H.264/AVC addressable port module 2 exports.
H.264/AVC coding chip interface module 2 comprises video encoding module, audio coding module, code stream multiplex and output module, Ethernet protocol stack module, FAT file system module and code stream output interface;
Video encoding module carries out video coding parameter configuration by the functional module called in basic resources driver module 3, and according to H.264/AVC coding standard, compressed encoding is carried out to video source, the video ES obtaining meeting H.264/AVC coding standard is flowed and exports to code stream multiplex and output module;
Audio coding module carries out audio coding parameters configuration by the functional module called in basic resources driver module 3, and according to MPEG-24AAC coding standard, compressed encoding is carried out to audio-source, will obtain meeting the audio ES stream of MPEG-24AAC coding standard and export to code stream multiplex and output module;
Code stream multiplex and output module carry out code stream multiplex by the functional module called in basic resources driver module 3 and output module is configured, and carry out multiplexing to the video ES stream received and audio ES stream, will code stream be obtained and export to code stream multiplex and output interface module, Ethernet protocol stack module, FAT file system module and code stream output interface; The code stream received is packaged into Ethernet data bag and sends by Ethernet protocol stack module; The code stream received is stored in IDE hard disk by FAT file system module; The code stream that code stream output interface just receives directly exports.
Basic resources driver module 3 comprises processor and multiple functional module, and processor processes accordingly according to the call instruction receiving H.264/AVC coding chip interface module 2.
Multiple functional module comprises external memory controller EMC, internal SRAM controller ISC, WatchDog Timer WDT, Universal Asynchronous Receive/dispensing device UART, timer TIMER, real-time clock RTC, universal input output GPIO, iic bus IIC, Ethernet ETH, integrated device electronics controller IDE, external interrupt control device VIC and direct memory access controller DMA.
Embodiment:
H.264/AVC coding host interface module 1, for according to the application call of application system H.264/AVC coding chip host interface module 1 carry out coding parameter configuration, collaborative H.264/AVC coding chip interface module 2 and the work of hardware encoding nuclear coordination realize audiovisual compression coding; Also can under debugging mode, input audio/video coding file, and the code stream after coding is exported.
Be specially, host interface module 1 of H.264/AVC encoding operates on host by system application call.H.264/AVC coding chip transport module 2 operates in H.264/AVC on coding chip.H.264/AVC the host interface module 1 of encoding adopts an information interaction twoport and Management Information Base, parameter register with H.264/AVC coding chip interface module 2, completes the control of main frame to H.264/AVC audio/video coding engine, realizes audio/video coding module.
H.264/AVC coding chip interface transport module 2, jointly compressed encoding can be realized according to the collaborative hardware encoding core of coding parameter configuration of the application system of H.264/AVC encoding in host interface module 1, also can independent of host interface module 1 of H.264/AVC encoding, according to application-specific, call basic resources driver module 3 pairs of video encoding module, audio coding module and code stream multiplex and output module is configured, jointly realize audio/video coding module with hardware encoding core, and the code stream after coding is exported.The mode that code stream exports has four kinds: directly export to external reception equipment, export to main frame, use Ethernet export or be recorded in hard disk.
Basic resources driver module 3, for providing functional module for the work of H.264/AVC coding chip interface module 2.
Be specially, basic resources driver module 3 comprises following functions module: processor, EMC (ExternalMemory Controller, external memory controller), ISC (Internal SRAM Controller, internal SRAM controller), VIC (Vector Interrupt Controller, vectored interrupt controller), WDT (Watch Dog Timer, WatchDog Timer), UART (Universal AsynchronousReceiver/Transmitter, Universal Asynchronous Receive/dispensing device), Timer (timer), RTC (RealTime Clock, real-time clock), GPIO (General Purpose Input Output, universal input exports), IIC (Inter-Integrated Circuit, iic bus), ETH (Ethernet, Ethernet), IDE (Integrated Device Electronics, integrated device electronics).
H.264/AVC coding host interface module 1 and described H.264/AVC coding chip interface module 2 can complete video encoding module, audio coding module and code stream multiplex and output function jointly, and H.264/AVC coding chip interface module 2 also can complete independently video encoding module, audio coding module and code stream multiplex and output function.
H.264/AVC host interface module 1 of encoding also comprises video coding interface, audio coding interface and code stream multiplex and output interface module.
H.264/AVC coding chip interface module 2 also comprises video encoding module, audio coding module, code stream multiplex and output module, Ethernet protocol stack module and FAT file system module.
Video encoding module for realizing the configuration of video coding parameter, and realizes H.264/AVC compressed encoding jointly with hardware encoding core.
Audio coding module, for realizing the configuration of audio coding parameters, works with audio coding nuclear coordination, the pcm audio data of input is encoded into ADTS code stream according to MPEG-24AAC audio coding standard and exports.
Code stream after coding for the configuration of the configuration and code stream output interface that realize code stream multiplex module, and exports by code stream multiplex function.

Claims (5)

1. an audio/video coding chip software framework, is characterized in that:
Comprise H.264/AVC coding chip host interface module (1), H.264/AVC coding chip interface module (2), basic resources driver module (3);
Described H.264/AVC coding chip host interface module (1): configure sound, video coding parameter and code stream multiplex and output parameter for the application according to user's application system; Also under debugging mode, sound, video data are exported to H.264/AVC coding chip interface module (2) and receive the code stream that H.264/AVC addressable port module (2) exports simultaneously;
Described H.264/AVC addressable port module (2): according to the configuration codes parameter received, by the sound of input, video source according to MPEG-24AAC or H.264/AVC coding standard carry out compressed encoding, obtain code stream and export; Can also according to applied environment, call basic resources driver module (3) and coding parameter configuration is carried out to self, and according to parameter configuration to input sound, video source according to MPEG-24AAC or H.264/AVC coding standard carry out compressed encoding, obtain meeting the code stream of H.264/AVC coding standard and export;
Described basic resources driver module (3), provides functional module for the work for H.264/AVC coding chip interface module (2).
2. audio/video coding chip software framework according to claim 1, is characterized in that:
Described host interface module (1) of H.264/AVC encoding comprises video coding interface, audio coding interface module and code stream multiplex and output interface module;
Described video coding interface for configuring video coding parameter, and to H.264/AVC coding chip interface module (2) inputting video data;
Described audio coding interface module for configuring audio coding parameters, and to H.264/AVC coding chip interface module (2) input audio data;
Described code stream multiplex and output interface module be multiplexing and output parameter for configuration bit stream, receives the code stream that H.264/AVC addressable port module (2) exports.
3. audio/video coding chip software framework according to claim 1 and 2, is characterized in that: described H.264/AVC coding chip interface module (2) comprises video encoding module, audio coding module, code stream multiplex and output module, Ethernet protocol stack module, FAT file system module and code stream output interface;
Video encoding module carries out video coding parameter configuration by the functional module called in basic resources driver module (3), and according to H.264/AVC coding standard, compressed encoding is carried out to video source, the video ES obtaining meeting H.264/AVC coding standard is flowed and exports to code stream multiplex and output module;
Audio coding module carries out audio coding parameters configuration by the functional module called in basic resources driver module (3), and according to MPEG-24AAC coding standard, compressed encoding is carried out to audio-source, will obtain meeting the audio ES stream of MPEG-24AAC coding standard and export to code stream multiplex and output module;
Code stream multiplex and output module carry out code stream multiplex by the functional module called in basic resources driver module (3) and output module is configured, and carry out multiplexing to the video ES stream received and audio ES stream, will code stream be obtained and export to code stream multiplex and output interface module, Ethernet protocol stack module, FAT file system module and code stream output interface;
The code stream received is packaged into Ethernet data bag and sends by Ethernet protocol stack module;
The code stream received is stored in IDE hard disk by FAT file system module;
The code stream that code stream output interface just receives directly exports.
4. audio/video coding chip software framework according to claim 3, is characterized in that: described basic resources driver module (3) comprises processor and multiple functional module,
Described processor processes accordingly according to the call instruction receiving H.264/AVC coding chip interface module (2).
5. audio/video coding chip software framework according to claim 4, is characterized in that: described multiple functional module comprises external memory controller EMC, internal SRAM controller ISC, WatchDog Timer WDT, Universal Asynchronous Receive/dispensing device UART, timer TIMER, real-time clock RTC, universal input output GPIO, iic bus IIC, Ethernet ETH, integrated device electronics controller IDE, external interrupt control device VIC and direct memory access controller DMA.
CN201410752705.9A 2014-12-09 2014-12-09 A kind of audio/video coding system Active CN104469373B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410752705.9A CN104469373B (en) 2014-12-09 2014-12-09 A kind of audio/video coding system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410752705.9A CN104469373B (en) 2014-12-09 2014-12-09 A kind of audio/video coding system

Publications (2)

Publication Number Publication Date
CN104469373A true CN104469373A (en) 2015-03-25
CN104469373B CN104469373B (en) 2018-02-09

Family

ID=52914642

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410752705.9A Active CN104469373B (en) 2014-12-09 2014-12-09 A kind of audio/video coding system

Country Status (1)

Country Link
CN (1) CN104469373B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1585334A1 (en) * 2004-04-02 2005-10-12 Samsung Electronics Co., Ltd. Method and client for playing a video stream.
CN201035823Y (en) * 2007-05-09 2008-03-12 南京捷辉科技有限公司 Digital television course experiment system
CN101453641A (en) * 2007-11-29 2009-06-10 北京中电华大电子设计有限责任公司 Transmission stream deplexing hardware construction and implementation method
CN102647616A (en) * 2012-04-18 2012-08-22 北京大学 Audio-video multiplexing device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1585334A1 (en) * 2004-04-02 2005-10-12 Samsung Electronics Co., Ltd. Method and client for playing a video stream.
CN201035823Y (en) * 2007-05-09 2008-03-12 南京捷辉科技有限公司 Digital television course experiment system
CN101453641A (en) * 2007-11-29 2009-06-10 北京中电华大电子设计有限责任公司 Transmission stream deplexing hardware construction and implementation method
CN102647616A (en) * 2012-04-18 2012-08-22 北京大学 Audio-video multiplexing device

Also Published As

Publication number Publication date
CN104469373B (en) 2018-02-09

Similar Documents

Publication Publication Date Title
EP3701714B1 (en) Conference system, tool, and peripheral devices
US11120188B2 (en) FPGA virtualization
CN104159150A (en) Cloud terminal, cloud server, media data stream playing system and method
CN106788679A (en) A kind of Beidou satellite communication device and method with speech identifying function
US20170031862A1 (en) Dual-bus semiconductor chip processor architecture
CN104780333A (en) High-bandwidth video source interface adaptation device based on FPGA (Field Programmable Gate Array)
CN104023266A (en) Use method of communication coding-decoding assembly of android system
CN104717466A (en) HD-SDI video processing board based on FPGA
CN105915890A (en) FPGA based SVAC video coding and decoding chip verifying apparatus and method
CN101763324B (en) Method for realizing equipment simulating and device thereof
CN110832471A (en) Alignment of bi-directional multi-stream multi-rate I2S audio transmitted between integrated circuits
US10374608B1 (en) Bridged integrated circuits
CN208367733U (en) Embedded A I machine vision hardware configuration
CN102364947B (en) Multipath IP video coding card based on PCIe bridge
CN202210851U (en) Control device for standard-definition/ high-definition audio video coder and decoder
CN104469373A (en) Audio and video coding chip software framework
CN101290563A (en) Computer management system and method
US11283451B1 (en) Bridged integrated circuits
CN102427523A (en) Multi-channel IP video coding card on the basis of FPGA (Field-Programmable Gate Array) chip
CN115587059A (en) Data conversion system
CN103517066A (en) High-definition embedded video encoding and decoding system based on SoC
CA2627064C (en) Multiplexing video using a dsp
CN104506913B (en) A kind of audio/video decoding chip controls device based on software architecture
Yang et al. Hardware system design of SD card reader and image processor on FPGA
CN205812260U (en) A kind of video sampling and compressing processor

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant