CN104394239A - Multi-channel physical interface connection system and method - Google Patents
Multi-channel physical interface connection system and method Download PDFInfo
- Publication number
- CN104394239A CN104394239A CN201410666752.1A CN201410666752A CN104394239A CN 104394239 A CN104394239 A CN 104394239A CN 201410666752 A CN201410666752 A CN 201410666752A CN 104394239 A CN104394239 A CN 104394239A
- Authority
- CN
- China
- Prior art keywords
- module
- interface
- physical
- pin
- recombination
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
- H04L69/321—Interlayer communication protocols or service data unit [SDU] definitions; Interfaces between layers
Abstract
The invention discloses a multi-channel physical interface connection system and method. The system comprises an MAC layer, a PHY layer and an AUI interface. The MAC layer comprises an MAC module, an MII interface, a plurality of first PINs and at least one group of reorganization modules; a plurality of logic channels are disposed between the MII interface and the MAC module; the first PINs and the logical channels are arranged correspondingly; the PHY layer comprises a plurality of second PINs; the AUI interface is used for connecting the MAC layer and the PHY layer and is used for forming a plurality of logic channels which are arranged successively between the first PINs and the second PINs; at least one group of the reorganization modules performs re-mapping on the logic channels and the physical channels respectively to achieve one-to-one correspondence between the logic channels and the physical channels. By means of the connection system and method, the reorganization modules perform re-mapping on the plurality of the logic channels and the physical channels to achieve one-to-one correspondence between the logic channels and the physical channels, and accordingly, the MAC layer can be adapted to the PHY layer with PINs in various sequences, and the multi-channel layer application flexibility is improved.
Description
Technical field
The present invention relates to Ethernet interface technology, particularly relate to a kind of multichannel physical interface connected system and attaching method thereof.
Background technology
IEEE802.3 10G Ethernet defines the XGMII interface of XAUI interface in order to expand 74, can be used for ethernet mac layer to be connected with PHY layer.In the application that most of typical ethernet mac layer is connected with PHY layer, XAUI interface can be used to replace or expansion XGMII interface.
XAUI interface is a kind of low pin number, spontaneous clock universal serial bus of directly developing from the PHY layer of 1000Base-X, the speed of XAUI interface is 2.5 times of 1000Base-X, by adjusting 4 string lines, the XAUI interface of this 4bit can support 10G Ethernet 10 doubly to the data throughout of Ji than Ethernet.XAUI interface uses the 8B/10B transfer encoding same with 1000Base-X, and provides high-quality partial data by typical media such as the copper cash on printed circuit board (PCB).XAUI interface also comprises some other advantage: (1) is owing to adopting spontaneous clock, so the electromagnetic interference (EMI) produced is minimum; (2) there is the powerful deformation-compensated ability of multidigit bus; (3) transmission of more remote chip to chip can be realized; (4) stronger error detection and Fault Isolation function is possessed; (5) low in energy consumption, the I/O of XAUI interface can be integrated into CMOS medium.
Fig. 1 describes XAUI interface typical apply scheme, XGMII interface sending direction, and receive direction comprises four passages respectively, and each passage comprises the control signal of 1bit, and the data-signal of 8bit.After XGMII Interface Extender Sublayer (XGXS), XGMII interface logic passage and XAUI interface physical passage are mapped one by one.
Be no matter that MAC layer and PHY layer interconnect, the chip of MAC layer and PHY layer chip interconnects, or realize MAC layer by backboard and PHY layer interconnects, article four, the necessary one_to_one corresponding of logical channel and physical channel, this makes have many restrictions and constraint at system pcb board and backboard wiring.As shown in Figure 2, when the PIN order of PHY layer does not have one_to_one corresponding with the PIN order in MAC layer, in order to ensure that the PIN of PHY layer connects with the PIN of corresponding in MAC layer, connecting line (i.e. physical channel) between PHY layer and MAC layer needs arranged in a crossed manner, causes signal quality to be affected.
Summary of the invention
An object of the present invention is to provide a kind of multichannel physical interface connected system and attaching method thereof.
One of for achieving the above object, an embodiment of the present invention provides a kind of multichannel physical interface connected system, described connected system comprises MAC layer, PHY layer and AUI interface, described MAC layer comprises MAC module, MII interface, a plurality of first PIN and at least one group of recombination module, is provided with a plurality of logical channel between described MII interface and described MAC module; Described a plurality of first PIN is corresponding with described a plurality of logical channel to be arranged; Described PHY layer comprises a plurality of second PIN; Described AUI interface for connecting described MAC layer and described PHY layer, and for forming a plurality of physical channels be arranged in order between described first PIN and described second PIN; Wherein, described at least one group of recombination module remaps to described logical channel and described physical channel respectively, makes described logical channel and described physical channel one_to_one corresponding.
As the further improvement of an embodiment of the present invention, described connected system comprises two groups of physical channels, two recombination modules of two groups of logical channels and correspondence, described two groups of logical channels are respectively and send logical channel and receive logic passage, described two groups of physical channels are respectively and send physical channel and receive physical channel, and described two recombination modules are respectively and send recombination module and receive recombination module;
Wherein, described transmission recombination module is arranged between described transmission logical channel and described transmission physical channel, and described transmission recombination module is used for remapping to described transmission logical channel; Described reception recombination module is arranged between described receive logic passage and described reception physical channel, and described reception recombination module is used for remapping to described reception physical channel.
As the further improvement of an embodiment of the present invention, described recombination module comprises a plurality of outlet selector.
As the further improvement of an embodiment of the present invention, PCS module, PMA module and PMD module is comprised successively after described MII Interface Extender Sublayer, described PCS module and described MAC model calling, described PCS module comprises input and output, and described recombination module is arranged at described input and/or described output.
As the further improvement of an embodiment of the present invention, described AUI interface is XAUI interface, RXAUI interface, XLAUI interface or CAUI interface.
One of for achieving the above object, the invention provides the method for attachment of a kind of multichannel physical interface, described method comprises:
One MAC module is provided;
One MII interface is provided;
A plurality of logical channel is formed between described MII interface and described MAC module;
Form a plurality of first PIN corresponding with described a plurality of logical channel;
At least one group of recombination module is provided;
One PHY layer is provided;
PHY layer is formed a plurality of second PIN;
One AUI interface is provided;
Utilize AUI interface to connect described MAC layer and described PHY layer, and form a plurality of physical channels be arranged in order between described first PIN and described second PIN;
Utilize described at least one group of recombination module to remap to described logical channel and described physical channel respectively, make described logical channel and described physical channel one_to_one corresponding.
As the further improvement of an embodiment of the present invention, described method specifically comprises:
There is provided two groups of logical channels, described two groups of logical channels are respectively and send logical channel and receive logic passage;
There is provided two groups of physical channels, described two groups of physical channels are for sending physical channel and receiving physical channel;
There is provided two recombination modules, described two recombination modules are respectively and send recombination module and receive recombination module;
Described transmission recombination module is arranged between described transmission logical channel and described transmission physical channel, and utilizes described transmission recombination module to remap to described transmission logical channel;
Described reception recombination module is arranged between described receive logic passage and described reception physical channel, and utilizes described reception recombination module to remap to described reception physical channel.
As the further improvement of an embodiment of the present invention, described recombination module comprises a plurality of outlet selector.
As the further improvement of an embodiment of the present invention, PCS module, PMA module and PMD module is comprised successively after described MII Interface Extender Sublayer, described PCS module and described MAC model calling, described PCS module comprises input and output, and described recombination module is arranged at described input and/or described output.
As the further improvement of an embodiment of the present invention, described AUI interface is XAUI interface, RXAUI interface, XLAUI interface or CAUI interface.
Compared with prior art, beneficial effect of the present invention is: the present invention utilizes described recombination module to remap to described a plurality of logical channel, physical channel, realize the one_to_one corresponding of logical channel and physical channel, thus described MAC layer can be made to adapt to the PHY layer of various order PIN, improve the flexibility that multichannel MAC layer is used.
Accompanying drawing explanation
Fig. 1 is multichannel physical interface syndeton schematic diagram in prior art;
Fig. 2 is the cross-coupled structural representation in physical channel in prior art;
Fig. 3 is the structural representation of the multichannel MAC layer of an embodiment of the present invention;
Fig. 4 is the structural representation of the multichannel MAC layer of another execution mode of the present invention;
Fig. 5 is the concrete structure schematic diagram of the recombination module of an embodiment of the present invention;
Fig. 6 is the structural representation that the multichannel physical interface of an embodiment of the present invention connects;
Fig. 7 is the method for attachment block diagram of the multichannel physical interface of an embodiment of the present invention.
Embodiment
Describe the present invention below with reference to embodiment shown in the drawings.But these execution modes do not limit the present invention, the structure that those of ordinary skill in the art makes according to these execution modes, method or conversion functionally are all included in protection scope of the present invention.
As shown in Figure 3, in an embodiment of the present invention, described multichannel MAC layer 10 comprises MAC module 100, MII interface 200 and at least one group of recombination module 300; Be provided with a plurality of logical channel 400 between described MII interface 200 and described MAC module 100, described MII interface 200 connects a plurality of first PIN 204; Described at least one group of recombination module 300 is for remapping to described a plurality of logical channel 400 and physical channel, and physical channel is the passage that MAC layer 10 is connected with PHY layer, thus can make logical channel 400 and physical channel one_to_one corresponding.
Wherein, described MII interface 200 can be XGMII interface, RXMII interface etc., present embodiment is for XGMII interface 200, as shown in Figure 3, PCS module 201 is comprised successively after described XGMII interface 200 expansion sub layer (XGXS), PMA module 202 and PMD module 203, described PCS module 201 is connected with described MAC module 100, described PCS module 201 comprises input and output, as shown in Figure 3, described MAC layer 10 comprises sendaisle and receive path, sendaisle is the passage of MAC module 100 towards PCS module 201 direction, receive path is the passage of PCS module 201 towards MAC module 100 direction, described at least one group of recombination module 300 comprises two recombination modules 300, be arranged at the described output of the described PCS module 201 in the described input of the described PCS module 201 in sendaisle and receive path respectively.In other embodiments, as shown in Figure 4, two recombination modules 300 are arranged at the described input of the described PCS module 201 in the described output of the described PCS module 201 in sendaisle and receive path respectively.The position of recombination module 300 is not limit, and only need ensure that recombination module 300 is arranged between MAC module 100 and a plurality of first PIN 204.
In MAC layer 10, easy in order on designing and making, during initial condition, logical channel 400 and the first PIN 204 are arranged to one_to_one corresponding, namely the signal sequence of logical channel 400 output is consistent with the signal sequence that the first PIN 204 exports, when the signal sequence that signal sequence and first PIN 204 of the input PIN of the PHY layer that MAC layer 10 connects export is inconsistent, still adopt described MAC layer 10 that Signal transmissions can be made chaotic, therefore, this just limits the versatility of MAC layer 10 to a great extent.
In the present embodiment, on sendaisle, the signal that logical channel 400 sends exports the first PIN 204 again to after the remapping of recombination module 300, thus the signal sequence making described first PIN 204 export is no longer dependent on the signal sequence that logical channel 400 exports, the signal sequence that described first PIN 204 exports can freely mate with the signal sequence of the output of described a plurality of logical channel 400, namely the signal sequence that the first PIN 204 exports can change arbitrarily, to make it consistent with the signal sequence of the PIN of corresponding PHY layer, on receive path, remapping of recombination module 300 pairs of physical channels can remapping with reference to above-mentioned logical channel 400.Therefore, the multichannel MAC layer 10 of present embodiment can adapt to the PHY layer of the PIN of various order, improves the flexibility that multichannel MAC layer 10 is used.
In the present embodiment, as shown in Figure 5, for the concrete structure figure of recombination module 300, described recombination module 300 comprises a plurality of outlet selector 301 ~ 304, a plurality of outlet selector 301 ~ 304 mates one by one with a plurality of first PIN 204, the signal that first PIN 204 exports can be adjusted by corresponding outlet selector, for sendaisle, when the Signal transmissions that a plurality of logical channel 400 sends to a plurality of outlet selector 301 ~ 304 time, a plurality of outlet selector 301 ~ 304 is exported by the first PIN 204 after remapping to corresponding signal again, thus the signal sequence that described first PIN 204 exports is not by the control of the signal sequence of a plurality of logical channel 400 output.
As shown in Figure 6, in an embodiment of the present invention, described multichannel physical interface connected system comprises MAC layer 10 as above, PHY layer 20 and AUI interface 30; Described PHY layer 20 comprises a plurality of second PIN 205; Described AUI interface 30 for connecting described MAC layer 10 and described PHY layer 20, and for forming a plurality of physical channels 31 be arranged in order between described first PIN 204 and described second PIN 205; Wherein, described recombination module 300 remaps to described logical channel 400 and described physical channel 31, makes described logical channel 400 and described physical channel 31 one_to_one corresponding.
Wherein, described AUI interface 30 can be XAUI interface, RXAUI interface, XLAUI interface, CAUI interface etc., and present embodiment is for XAUI interface 30; Described PHY layer 20 also can be connected with XGMII interface, the XGMII interface of described PHY layer 20 side and the XGMII interface 200 of MAC layer 10 side are oppositely arranged, be communicated with by XAUI interface 30 between two XGMII interfaces 200, described second PIN 205 is arranged at the XGMII interface of described PHY layer 20 side.As shown in Figure 6, the signal sequence that first PIN 204 exports is " 0/1/2/3 ", and the signal sequence that the second PIN 205 inputs is " 3/2/1/0 ", in practice, when the signal sequence only having the first PIN 204 to export is consistent with the signal sequence that the second PIN 205 inputs, signal in guarantee MAC layer 10 can transfer in PHY layer exactly, in order to achieve the above object, when not regulating first PIN 204, then must by physical channel 31 cross arrangement, see Fig. 2, namely the RX0 of the TX0 port of the first PIN 204 with the second PIN 205 to be connected by physical channel 31, the RX1 of the TX1 port of the first PIN 204 with the second PIN 205 is connected by physical channel 31, the RX2 of the TX2 port of the first PIN 204 with the second PIN 205 is connected by physical channel 31, the RX3 of the TX3 port of the first PIN 204 with the second PIN 205 is connected by physical channel 31, when described physical channel 31 be formed by wiring on pcb board or on backboard time, wiring then on pcb board or on backboard needs arranged in a crossed manner, so, can make to interfere with each other between the wiring of intersection, affect communication quality.In practice, as shown in Figure 6, in order to ensure communication quality, usually the physical channel 31 between the first PIN 204 and described second PIN 205 is designed to arrange successively, namely each physical channel 31 does not intersect, now, then need the signal sequence to the first PIN 204 exports to adjust, the signal sequence that the first PIN 204 reality just can be made to export is consistent with the signal sequence that the second PIN 205 inputs.
In the present embodiment, the signal sequence that second PIN 205 that first can obtain PHY layer 20 inputs, for " 3/2/1/0 ", according to the signal sequence that the second PIN 205 inputs, adjusted by the signal sequence of the output of outlet selector 301 ~ 304 pairs of logical channels 400 in recombination module 300, namely " 0 " that logical channel exports is remapped to " 3 " by outlet selector 301, " 1 " that logical channel exports is remapped to " 2 " by outlet selector 302, " 2 " that logical channel exports are remapped to " 1 " by outlet selector 303, " 3 " that logical channel exports are remapped to " 0 " by outlet selector 304, now, the signal sequence that logical channel 400 reality after recombination module 300 remaps exports is " 3/2/1/0 ", the signal sequence then exported by the first PIN 204 reality is also " 3/2/1/0 ", identical with the signal sequence that the second PIN 205 inputs, thus can reach while guarantee communication quality, the object that the signal sequence that first PIN 204 reality is exported is consistent with the signal sequence that the second PIN 205 inputs.
In the present embodiment, as shown in Figure 6, described connected system can comprise 31, two, two groups of physical channels recombination module 300 of two groups of logical channels 400 and correspondence, described two groups of logical channels 400 are respectively and send logical channel 400 and receive logic passage 400 ', described two groups of physical channels 31 are for sending physical channel 31 and receiving physical channel 31 ', and described two recombination modules 300 are respectively and send recombination module 300 and receive recombination module 300 '; Wherein, described transmission recombination module 300 is arranged between described transmission logical channel 400 and described transmission physical channel 31, and described transmission recombination module 300 is for remapping to described transmission logical channel 400, so, when MAC layer 10 sends information to PHY layer 20, the signal sequence sending the output of logical channel 400 can remap through recombination module 300, makes logical channel 400 and physical channel 31 one_to_one corresponding; Described reception recombination module 300 ' is arranged between described receive logic passage 400 ' and described reception physical channel 31 ', and described reception recombination module 300 ' is for remapping to described reception physical channel 31 ', so, when MAC layer 10 receives the information from PHY layer 20, the signal sequence receiving the output of physical channel 31 ' can remap through recombination module 300 ', makes logical channel 400 ' and physical channel 31 ' one_to_one corresponding.
As shown in Figure 7, be the multichannel physical interface method of attachment of an embodiment of the present invention, composition graphs 3-Fig. 6, described method comprises:
One MAC module 100 is provided;
One MII interface 200 is provided;
A plurality of logical channel 400 is formed between described MII interface 200 and described MAC module 100;
Form a plurality of first PIN 204 corresponding with described a plurality of logical channel 400;
At least one group of recombination module 300 is provided;
One PHY layer 20 is provided;
PHY layer 20 is formed a plurality of second PIN 205;
One AUI interface 30 is provided;
Utilize AUI interface 30 to connect described MAC layer 10 and described PHY layer 20, and form a plurality of physical channels 31 be arranged in order between described first PIN 204 and described second PIN 205;
Utilize described at least one group of recombination module 300 to remap to described logical channel 400 and described physical channel 31 respectively, make described logical channel 400 and described physical channel 31 one_to_one corresponding.
Wherein, described MII interface 200 can be XGMII interface, RXMII interface etc., present embodiment is for XGMII interface 200, as shown in Figure 3, PCS module 201 is comprised successively after described XGMII interface 200 expansion sub layer (XGXS), PMA module 202 and PMD module 203, described PCS module 201 is connected with described MAC module 100, described PCS module 201 comprises input and output, as shown in Figure 3, described MAC layer 10 comprises sendaisle and receive path, sendaisle is the passage of MAC module 100 towards PCS module 201 direction, receive path is the passage of PCS module 201 towards MAC module 100 direction, described at least one group of recombination module 300 comprises two recombination modules 300, be arranged at the described output of the described PCS module 201 in the described input of the described PCS module 201 in sendaisle and receive path respectively.In other embodiments, as shown in Figure 4, two recombination modules 300 are arranged at the described input of the described PCS module 201 in the described output of the described PCS module 201 in sendaisle and receive path respectively.The position of recombination module 300 is not limit, and only need ensure that recombination module 300 is arranged between MAC module 100 and a plurality of first PIN 204.
In MAC layer 10, easy in order on designing and making, during initial condition, logical channel 400 and the first PIN 204 are arranged to one_to_one corresponding, namely the signal sequence of logical channel 400 output is consistent with the signal sequence that the first PIN 204 exports, when the signal sequence that signal sequence and first PIN 204 of the second PIN 205 of PHY layer 20 export is inconsistent, still adopt described MAC layer 10 that Signal transmissions can be made chaotic, therefore, this just limits the versatility of MAC layer 10 to a great extent.
In the present embodiment, on sendaisle, the signal that logical channel 400 sends exports the first PIN 204 again to after the remapping of recombination module 300, thus the signal sequence making described first PIN 204 export is no longer dependent on the signal sequence that logical channel 400 exports, the signal sequence that described first PIN 204 exports can freely mate with the signal sequence of the output of described a plurality of logical channel 400, namely the signal sequence that the first PIN 204 exports can change arbitrarily, to make it consistent with the signal sequence of the second PIN 205 of corresponding PHY layer 20, on receive path, remapping of recombination module 300 pairs of physical channels 31 can remapping with reference to above-mentioned logical channel 400.Therefore, the multichannel MAC layer 10 of present embodiment can adapt to the PHY layer 20 of the PIN of various order, improves the flexibility that multichannel MAC layer 10 is used.
In the present embodiment, as shown in Figure 5, for the concrete structure figure of recombination module 300, described recombination module 300 comprises a plurality of outlet selector 301 ~ 304, a plurality of outlet selector 301 ~ 304 mates one by one with a plurality of first PIN 204, the signal that first PIN 204 exports can be adjusted by corresponding outlet selector, for sendaisle, when the Signal transmissions that a plurality of logical channel 400 sends to a plurality of outlet selector 301 ~ 304 time, a plurality of outlet selector 301 ~ 304 is exported by the first PIN 204 after remapping to corresponding signal again, thus the signal sequence that described first PIN 204 exports is not by the control of the signal sequence of a plurality of logical channel 400 output.
In present embodiment, described AUI interface 30 can be XAUI interface, RXAUI interface, XLAUI interface, CAUI interface etc., and present embodiment is for XAUI interface 30; Described PHY layer 20 also can be connected with XGMII interface, the XGMII interface of described PHY layer 20 side and the XGMII interface 200 of MAC layer 10 side are oppositely arranged, be communicated with by XAUI interface 30 between two XGMII interfaces 200, described second PIN 205 is arranged at the XGMII interface of described PHY layer 20 side.As shown in Figure 6, the signal sequence that first PIN 204 exports is " 0/1/2/3 ", and the signal sequence that the second PIN 205 inputs is " 3/2/1/0 ", in practice, when the signal sequence only having the first PIN 204 to export is consistent with the signal sequence that the second PIN 205 inputs, signal in guarantee MAC layer 10 can transfer in PHY layer exactly, in order to achieve the above object, when not regulating first PIN 204, then must by physical channel 31 cross arrangement, see Fig. 2, namely the RX0 of the TX0 port of the first PIN 204 with the second PIN 205 to be connected by physical channel 31, the RX1 of the TX1 port of the first PIN 204 with the second PIN 205 is connected by physical channel 31, the RX2 of the TX2 port of the first PIN 204 with the second PIN 205 is connected by physical channel 31, the RX3 of the TX3 port of the first PIN 204 with the second PIN 205 is connected by physical channel 31, when described physical channel 31 be formed by wiring on pcb board or on backboard time, wiring then on pcb board or on backboard needs arranged in a crossed manner, so, can make to interfere with each other between the wiring of intersection, affect communication quality.In practice, as shown in Figure 6, in order to ensure communication quality, usually the physical channel 31 between the first PIN 204 and described second PIN 205 is designed to arrange successively, namely each physical channel 31 does not intersect, now, then need the signal sequence to the first PIN 204 exports to adjust, the signal sequence that the first PIN 204 reality just can be made to export is consistent with the signal sequence that the second PIN 205 inputs.
In the present embodiment, the signal sequence that second PIN 205 that first can obtain PHY layer 20 inputs, for " 3/2/1/0 ", according to the signal sequence that the second PIN 205 inputs, adjusted by the signal sequence of the output of outlet selector 301 ~ 304 pairs of logical channels 400 in recombination module 300, namely " 0 " that logical channel exports is remapped to " 3 " by outlet selector 301, " 1 " that logical channel exports is remapped to " 2 " by outlet selector 302, " 2 " that logical channel exports are remapped to " 1 " by outlet selector 303, " 3 " that logical channel exports are remapped to " 0 " by outlet selector 304, now, the signal sequence that logical channel 400 reality after recombination module 300 remaps exports is " 3/2/1/0 ", the signal sequence then exported by the first PIN 204 reality is also " 3/2/1/0 ", identical with the signal sequence that the second PIN 205 inputs, thus can reach while guarantee communication quality, the object that the signal sequence that first PIN 204 reality is exported is consistent with the signal sequence that the second PIN 205 inputs.
In the present embodiment, with reference to figure 6, described method specifically comprises:
There is provided two groups of logical channels 400, described two groups of logical channels 400 are respectively and send logical channel 400 and receive logic passage 400 ';
Two groups of physics are provided to lead to, 31, described two groups of physical channels 31 are for sending physical channel 31 and receiving physical channel 31 ';
There is provided two recombination modules 300, described two recombination modules 300 are respectively and send recombination module 300 and receive recombination module 300 ';
Described transmission recombination module 300 is arranged between described transmission logical channel 400 and described transmission physical channel 31, and utilizes described transmission recombination module 300 to remap to described transmission logical channel 400; So, when MAC layer 10 sends information to PHY layer 20, the signal sequence sending the output of logical channel 400 can remap through recombination module 300, makes logical channel 400 and physical channel 31 one_to_one corresponding;
Described reception recombination module 300 ' is arranged between described receive logic passage 400 ' and described reception physical channel 31 ', and utilizes described reception recombination module 300 ' to remap to described reception physical channel 31 '; So, when MAC layer 10 receives the information from PHY layer 20, the signal sequence receiving the output of physical channel 31 ' can remap through recombination module 300 ', makes logical channel 400 ' and physical channel 31 ' one_to_one corresponding.
In sum, the present invention utilizes described recombination module 300 to remap to described a plurality of logical channel 400, described first PIN 204 can freely be mated with described a plurality of logical channel 400, thus described multichannel MAC layer 10 can be made to adapt to the peripheral components of various order PIN, improve the flexibility that multichannel MAC layer 10 is used; In addition, MAC layer 10 of the present invention can reach while ensureing communication quality with the connection of PHY layer 20, the object that the signal sequence that the first PIN 204 reality is exported is consistent with the signal sequence that the second PIN 205 inputs.
Those skilled in the art can be well understood to, and for convenience and simplicity of description, the system of foregoing description, the specific works process of system and module, with reference to the corresponding process in each method execution mode aforementioned, can not repeat them here.
In several execution mode provided by the present invention, should be understood that, disclosed system, system and method, can realize by another way.Such as, system embodiment described above is only schematic, such as, the division of described module, be only a kind of logic function to divide, actual can have other dividing mode when realizing, such as multiple module or assembly can in conjunction with or another system can be integrated into, or some features can be ignored, or do not perform.Another point, shown or discussed coupling each other or direct-coupling or communication connection can be by some interfaces, and the indirect coupling of system or module or communication connection can be electrical, machinery or other form.
The described module illustrated as separating component can or may not be physically separates, and the parts as module display can be or may not be physical module, namely can be positioned at a place, or also can be distributed on multiple mixed-media network modules mixed-media.Some or all of module wherein can be selected according to the actual needs to realize the object of present embodiment scheme.
In addition, each functional module in each execution mode of the present invention can be integrated in a processing module, also can be that the independent physics of modules exists, also can more than 2 or 2 module integrations in a module.Above-mentioned integrated module both can adopt the form of hardware to realize, and the form that hardware also can be adopted to add software function module realizes.
The above-mentioned integrated module realized with the form of software function module, can be stored in a computer read/write memory medium.Above-mentioned software function module is stored in a storage medium, comprising some instructions in order to make a computer system (can be personal computer, server, or network system etc.) or processor (processor) perform the part steps of method described in each execution mode of the present invention.And aforesaid storage medium comprises: USB flash disk, portable hard drive, read-only memory (Read-Only Memory, ROM), random access memory (Random Access Memory, RAM), magnetic disc or CD etc. various can be program code stored medium.
Last it is noted that above execution mode is only in order to illustrate technical scheme of the present invention, be not intended to limit; Although with reference to aforementioned embodiments to invention has been detailed description, those of ordinary skill in the art is to be understood that: it still can be modified to the technical scheme described in aforementioned each execution mode, or carries out equivalent replacement to wherein portion of techniques feature; And these amendments or replacement, do not make the essence of appropriate technical solution depart from the spirit and scope of each execution mode technical scheme of the present invention.
Claims (10)
1. a multichannel physical interface connected system, is characterized in that, described connected system comprises:
MAC layer, described MAC layer comprises:
MAC module;
MII interface, is provided with a plurality of logical channel between described MII interface and described MAC module;
A plurality of first PIN, described a plurality of first PIN is corresponding with described a plurality of logical channel to be arranged;
At least one group of recombination module;
PHY layer, described PHY layer comprises a plurality of second PIN; And
AUI interface, described AUI interface for connecting described MAC layer and described PHY layer, and for forming a plurality of physical channels be arranged in order between described first PIN and described second PIN;
Wherein, described at least one group of recombination module remaps to described logical channel and described physical channel respectively, makes described logical channel and described physical channel one_to_one corresponding.
2. multichannel physical interface connected system according to claim 1, it is characterized in that, described connected system comprises two groups of physical channels, two recombination modules of two groups of logical channels and correspondence, described two groups of logical channels are respectively and send logical channel and receive logic passage, described two groups of physical channels are respectively and send physical channel and receive physical channel, and described two recombination modules are respectively and send recombination module and receive recombination module;
Wherein, described transmission recombination module is arranged between described transmission logical channel and described transmission physical channel, and described transmission recombination module is used for remapping to described transmission logical channel; Described reception recombination module is arranged between described receive logic passage and described reception physical channel, and described reception recombination module is used for remapping to described reception physical channel.
3. multichannel physical interface connected system according to claim 1, it is characterized in that, described recombination module comprises a plurality of outlet selector.
4. multichannel physical interface connected system according to claim 1, it is characterized in that, PCS module, PMA module and PMD module is comprised successively after described MII Interface Extender Sublayer, described PCS module and described MAC model calling, described PCS module comprises input and output, and described recombination module is arranged at described input and/or described output.
5. multichannel physical interface connected system according to claim 1, is characterized in that, described AUI interface is XAUI interface, RXAUI interface, XLAUI interface or CAUI interface.
6. the method for attachment of multichannel physical interface, is characterized in that, described method comprises:
One MAC module is provided;
One MII interface is provided;
A plurality of logical channel is formed between described MII interface and described MAC module;
Form a plurality of first PIN corresponding with described a plurality of logical channel;
At least one group of recombination module is provided;
One PHY layer is provided;
PHY layer is formed a plurality of second PIN;
One AUI interface is provided;
Utilize AUI interface to connect described MAC layer and described PHY layer, and form a plurality of physical channels be arranged in order between described first PIN and described second PIN;
Utilize described at least one group of recombination module to remap to described logical channel and described physical channel respectively, make described logical channel and described physical channel one_to_one corresponding.
7. multichannel physical interface according to claim 6 method of attachment, is characterized in that, described method specifically comprises:
There is provided two groups of logical channels, described two groups of logical channels are respectively and send logical channel and receive logic passage;
There is provided two groups of physical channels, described two groups of physical channels are for sending physical channel and receiving physical channel;
There is provided two recombination modules, described two recombination modules are respectively and send recombination module and receive recombination module;
Described transmission recombination module is arranged between described transmission logical channel and described transmission physical channel, and utilizes described transmission recombination module to remap to described transmission logical channel;
Described reception recombination module is arranged between described receive logic passage and described reception physical channel, and utilizes described reception recombination module to remap to described reception physical channel.
8. multichannel physical interface according to claim 6 method of attachment, is characterized in that, described recombination module comprises a plurality of outlet selector.
9. multichannel physical interface according to claim 6 method of attachment, it is characterized in that, PCS module, PMA module and PMD module is comprised successively after described MII Interface Extender Sublayer, described PCS module and described MAC model calling, described PCS module comprises input and output, and described recombination module is arranged at described input and/or described output.
10. multichannel physical interface according to claim 6 method of attachment, is characterized in that, described AUI interface is XAUI interface, RXAUI interface, XLAUI interface or CAUI interface.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410666752.1A CN104394239A (en) | 2014-11-20 | 2014-11-20 | Multi-channel physical interface connection system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410666752.1A CN104394239A (en) | 2014-11-20 | 2014-11-20 | Multi-channel physical interface connection system and method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104394239A true CN104394239A (en) | 2015-03-04 |
Family
ID=52612074
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410666752.1A Pending CN104394239A (en) | 2014-11-20 | 2014-11-20 | Multi-channel physical interface connection system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104394239A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106330629A (en) * | 2015-06-29 | 2017-01-11 | 深圳市中兴微电子技术有限公司 | Ethernet interface and data processing device and method thereof |
| CN113986625A (en) * | 2021-09-10 | 2022-01-28 | 深圳开源互联网安全技术有限公司 | Detection method and device for PCS sublayer logic function, electronic equipment and storage medium |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1514615A (en) * | 2002-12-16 | 2004-07-21 | ض� | Data block synchronous equipment, system and method |
| CN1525561A (en) * | 2003-08-29 | 2004-09-01 | 北京中星微电子有限公司 | Chip having input and output terminal configurable function and method thereof |
| US7593416B1 (en) * | 2004-12-30 | 2009-09-22 | Marvell International Ltd. | Media and speed independent interface |
| CN102622330A (en) * | 2012-02-24 | 2012-08-01 | 北京海尔集成电路设计有限公司 | Control chip compatible with different dynamic random access memories (DRAMs) and method thereof |
| CN103370909A (en) * | 2011-06-22 | 2013-10-23 | 瑞典爱立信有限公司 | Devices, systems and methods for run-time reassignment of a PHY to MAC devices interconnection |
-
2014
- 2014-11-20 CN CN201410666752.1A patent/CN104394239A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1514615A (en) * | 2002-12-16 | 2004-07-21 | ض� | Data block synchronous equipment, system and method |
| CN1525561A (en) * | 2003-08-29 | 2004-09-01 | 北京中星微电子有限公司 | Chip having input and output terminal configurable function and method thereof |
| US7593416B1 (en) * | 2004-12-30 | 2009-09-22 | Marvell International Ltd. | Media and speed independent interface |
| CN103370909A (en) * | 2011-06-22 | 2013-10-23 | 瑞典爱立信有限公司 | Devices, systems and methods for run-time reassignment of a PHY to MAC devices interconnection |
| CN102622330A (en) * | 2012-02-24 | 2012-08-01 | 北京海尔集成电路设计有限公司 | Control chip compatible with different dynamic random access memories (DRAMs) and method thereof |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106330629A (en) * | 2015-06-29 | 2017-01-11 | 深圳市中兴微电子技术有限公司 | Ethernet interface and data processing device and method thereof |
| CN113986625A (en) * | 2021-09-10 | 2022-01-28 | 深圳开源互联网安全技术有限公司 | Detection method and device for PCS sublayer logic function, electronic equipment and storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101329663B (en) | Apparatus and method for implementing pin time-sharing multiplexing | |
| CN103986680B (en) | A kind of miniaturization binary channels ofdm communication system and its implementation | |
| US20170200482A1 (en) | Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communication | |
| CN102891813B (en) | Support the ethernet port framework of multiple transmission mode | |
| US11907140B2 (en) | Serial interface for semiconductor package | |
| US9344146B2 (en) | De-correlating training pattern sequences between lanes in high-speed multi-lane links and interconnects | |
| CN106095334B (en) | A kind of high-speed data acquisition storage system based on FPGA | |
| CN105335327A (en) | Reconfigurable/dual redundancy VPX3U signal processing carrier board based on Soc | |
| US10996950B2 (en) | Apparatuses and methods involving selective disablement of side effects caused by accessing register sets | |
| CN110321313A (en) | Configurable interface card | |
| CN102360204A (en) | FlexRay-based distributed flight control computer communication system and control method thereof | |
| US9807036B2 (en) | Apparatus and method for encoding MDIO into SGMII transmissions | |
| CN101697531A (en) | Method, device and equipment for multiplexing port | |
| CN107943733A (en) | The interconnected method of parallel bus between a kind of veneer | |
| CN101145145A (en) | PCIE channel expansion device, system and its collocation method | |
| CN104394239A (en) | Multi-channel physical interface connection system and method | |
| CN209248436U (en) | A kind of expansion board clamping and server | |
| CN103235767A (en) | Serial communication method for master-slave MII (Media Independent Interface) management interfaces | |
| CN103001895B (en) | Switching device and interface mode switching method | |
| US20140149616A1 (en) | I2c bus structure and address management method | |
| CN205139769U (en) | Interface expanding unit and mainboard | |
| CN113032321B (en) | Address extension circuit, communication interface chip and communication system | |
| CN103559159A (en) | Information processing method and electronic device | |
| CN104062955A (en) | Distributed flight control computer control system based on MPC8280 | |
| CN107590051A (en) | A kind of device and method of display RACK server hard disc running statuses |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20150304 |