CN104374977A - Oscilloscope with simplified amplifier structure - Google Patents

Oscilloscope with simplified amplifier structure Download PDF

Info

Publication number
CN104374977A
CN104374977A CN201410679579.9A CN201410679579A CN104374977A CN 104374977 A CN104374977 A CN 104374977A CN 201410679579 A CN201410679579 A CN 201410679579A CN 104374977 A CN104374977 A CN 104374977A
Authority
CN
China
Prior art keywords
electric capacity
resistance
processing unit
central processing
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201410679579.9A
Other languages
Chinese (zh)
Other versions
CN104374977B (en
Inventor
孙道明
司马云
吴会利
谢中明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Linquan County katianxia e-commerce Co., Ltd
Original Assignee
SUZHOU LICERAM ELECTRONIC TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SUZHOU LICERAM ELECTRONIC TECHNOLOGY Co Ltd filed Critical SUZHOU LICERAM ELECTRONIC TECHNOLOGY Co Ltd
Priority to CN201410679579.9A priority Critical patent/CN104374977B/en
Publication of CN104374977A publication Critical patent/CN104374977A/en
Application granted granted Critical
Publication of CN104374977B publication Critical patent/CN104374977B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Amplifiers (AREA)

Abstract

The invention discloses an oscilloscope with a simplified amplifier structure. The oscilloscope comprises an attenuator, a pre-amplifier, a sampler, an analog-digital converter, a storage, a sampling clock, a time-base circuit, a crystal oscillator, a central processing unit, a displayer and an antenna module, wherein the attenuator, the pre-amplifier, the sampler, the analog-digital converter, the storage, the central processing unit and the displayer are sequentially connected. The analog-digital converter is connected with the sampling clock, the time-base circuit is connected with the sampling clock, the crystal oscillator and the central processing unit, and the central processing unit is connected with the antenna module. By the adoption of the central processing unit (CPU), the oscilloscope is powerful in operational capability and processing function, the performance of the oscilloscope is enhanced, many expandable interfaces are additionally formed, the circuit of the sampling part is divided into the multiple modules which comprise the sampling clock, the time-base circuit, the crystal oscillator and the like, the functions are refined, errors of the internal circuit can be reduced easily, and the internal arrangement is more user-friendly.

Description

A kind of oscillograph of abbreviation amplifier architecture
Technical field
The invention discloses a kind of oscillograph of abbreviation amplifier architecture, belong to signal handling equipment field.
Background technology
Oscillograph is as time domain electronic measuring instrument, extremely extensive in fields of measurement application, no matter the research and development of electronic circuit and electronic information, experiment, training, or the place such as the manufacturing, fault diagnosis, testing inspection, oscillographic figure can be seen everywhere.
Along with Continuous Innovation and the development of information and communication technology (ICT), the continuous introducing of all kinds of industry standard, the technology of the end products such as communication facilities, computing machine and consumer electronics in research and development, design and production etc. and environmental requirement also more and more higher, thus also requirements at the higher level are proposed to oscillographic application.
Oscillograph is the characteristic utilizing electronics oscillatron, converts the alternate electrical signal that human eye cannot directly be observed to image, is presented on video screen so that the electronic measuring instrument measured.It observes problem, the requisite important instrument of experiments of measuring result in digital circuit experiment phenomenon, analysis design mothod.
Along with the development of electronic technology, the progress of signal processing technology, existing equipment and testing tool more and more higher to oscillographic requirement, how to improve oscillographic signal transacting precision and accuracy, become the problem needing most solution at present.
The patent No. is 201210301583.2, and patent name is a kind of oscillograph, and this patent proposes the problem of solution for problem in prior art, but this patent does not point out how just to reduce the error of display and to propose corresponding solution.
The patent No. is 201410284448.0, and patent name is a kind of oscillograph, and this patent indicates prior art oscillograph Problems existing, but does not propose the problem of oscillograph error, does not also expand existing oscillographic function simultaneously.
Meanwhile, the further improvement of amplifier circuit is also a practical problems urgently to be resolved hurrily in prior art.
Summary of the invention
Technical matters to be solved by this invention is: for the defect of prior art, a kind of oscillograph of abbreviation amplifier architecture is provided, adopt CPU, the arithmetic capability of CPU is strong, and processing capacity is powerful, not only enhances oscillographic performance, and add the interface much can expanded, the circuit of sampling section is divided into multiple module by the present invention simultaneously, is divided into sampling clock, time base circuit, crystal oscillator etc., function is carried out refinement.
The present invention is for solving the problems of the technologies described above by the following technical solutions:
An oscillograph for abbreviation amplifier architecture, comprises attenuator, prime amplifier, sampling thief, analog to digital converter, storer, sampling clock, time base circuit, crystal oscillator, central processing unit, display and Anneta module;
Described attenuator, prime amplifier, sampling thief, analog to digital converter, storer, central processing unit, display are connected successively;
Described analog to digital converter is also connected with sampling clock, and described time base circuit is whole with sampling clock, crystal respectively swings device, central processing unit is connected; Described central processing unit is also connected with Anneta module;
Signal enters and enters prime amplifier after attenuator is decayed and carry out signal amplification, signal after amplifying enters sampling thief and samples, signal after over-sampling enters analog to digital converter, digital signal is converted to by simulating signal, time signal enters sampling thief, crystal oscillator provides driving for time base circuit, time base circuit produces pulse signal under the control of central processing unit, be supplied to sampling clock, sampling clock is clock reference when sampling thief provides sampling, the signal being converted into digital signal stores by storer, shown by display screen after entering central processing unit process,
Signal is sent by Anneta module after central processing unit process.
The particular circuit configurations of described prime amplifier comprises the first electric capacity, the second electric capacity, the 3rd electric capacity, the 4th electric capacity, the 5th electric capacity, the 6th electric capacity, the first resistance, the second resistance, the 3rd resistance, the 4th resistance, the 5th resistance, the first triode, the second triode; Wherein, described first electric capacity connects one end of the second resistance, the base stage of the first triode respectively; The collector of described first triode connects one end of the first resistance; The other end of described first resistance connects one end of the 3rd resistance, one end of the 5th electric capacity, one end of the 5th resistance, the other end of the 3rd resistance respectively; The other end of described 5th resistance connects the collector of the second triode, one end of the 6th electric capacity respectively; The other end of described 6th electric capacity connects one end of the 4th electric capacity, one end of the 4th resistance respectively; The other end of described 4th electric capacity connects the emitter of the second triode, and the base stage of described second triode connects one end of the 3rd electric capacity, the other end of the 5th electric capacity respectively; The other end of described 3rd electric capacity connects the emitter of the first triode, one end of the second electric capacity respectively; The other end of described second electric capacity connects the other end of the 4th resistance, the other end of the second resistance respectively.
As further prioritization scheme of the present invention, the chip model that described attenuator adopts is FAC0603.
As further prioritization scheme of the present invention, described central processing unit adopts the model of CPU, described CPU to be MT6129.
As further prioritization scheme of the present invention, the antenna adopted in described Anneta module is micro-strip paster antenna.
As further prioritization scheme of the present invention, also comprise keyboard, described keyboard is connected with controller.
As further prioritization scheme of the present invention, also comprise wave filter, described wave filter is arranged between attenuator and prime amplifier, enters prime amplifier and amplify after the filtering of the signal device after filtering exported via attenuator.
The present invention adopts above technical scheme compared with prior art, there is following technique effect: the present invention adopts CPU, the arithmetic capability of CPU is strong, processing capacity is powerful, not only enhance oscillographic performance, and add the interface much can expanded, the circuit of sampling section is divided into multiple module by the present invention simultaneously, be divided into sampling clock, time base circuit, crystal oscillator etc., function carried out refinement, be conducive to the error reducing internal circuit, improve operating efficiency, inside arranges hommization more, novel in design, is worthy to be popularized.The abbreviation structure of amplifier, further increases the work efficiency of amplifier.
Accompanying drawing explanation
Fig. 1 is circuit module connection diagram of the present invention.
Fig. 2 is in the present invention, the physical circuit figure of prime amplifier,
Wherein: C1-C6 represents the first electric capacity, the second electric capacity, the 3rd electric capacity, the 4th electric capacity, the 5th electric capacity, the 6th electric capacity respectively, R1-R5 represents the first resistance, the second resistance, the 3rd resistance, the 4th resistance, the 5th resistance respectively, and D1-D2 represents the first triode, the second triode respectively.
Embodiment
Be described below in detail embodiments of the present invention, the example of described embodiment is shown in the drawings, and wherein same or similar label represents same or similar element or has element that is identical or similar functions from start to finish.Being exemplary below by the embodiment be described with reference to the drawings, only for explaining the present invention, and can not limitation of the present invention being interpreted as.
Those skilled in the art of the present technique are understandable that, the correlation module related in the present invention and the function of realization thereof are the devices of hardware after improvement and formation thereof, device or system carry computer software programs conventional in prior art or pertinent protocols just can realize, and are not improve computer software programs of the prior art or pertinent protocols.Such as, the computer hardware system after improvement still can realize the specific function of this hardware system by loading existing operation system of software.Therefore, be understandable that, innovation of the present invention is the improvement of hardware module in prior art and connects syntagmatic, but not be only in hardware module for realizing the improvement of software or the agreement of carrying about function.
Those skilled in the art of the present technique are understandable that, the correlation module mentioned in the present invention is the one or more hardware device for performing in step in operation, method, flow process described in the application, measure, scheme.Described hardware device for required object and specialized designs and manufacture, or also can adopt the known device in multi-purpose computer or other known hardware devices.Described multi-purpose computer activates or reconstructs with having storage procedure Selection within it.
Those skilled in the art of the present technique are appreciated that unless expressly stated, and singulative used herein " ", " one ", " described " and " being somebody's turn to do " also can comprise plural form.Should be further understood that, the wording used in instructions of the present invention " comprises " and refers to there is described feature, integer, step, operation, element and/or assembly, but does not get rid of and exist or add other features one or more, integer, step, operation, element, assembly and/or their group.Should be appreciated that, when we claim element to be " connected " or " coupling " to another element time, it can be directly connected or coupled to other elements, or also can there is intermediary element.In addition, " connection " used herein or " coupling " can comprise wireless connections or couple.Wording "and/or" used herein comprises one or more arbitrary unit listing item be associated and all combinations.
Those skilled in the art of the present technique are appreciated that unless otherwise defined, and all terms used herein (comprising technical term and scientific terminology) have the meaning identical with the general understanding of the those of ordinary skill in field belonging to the present invention.Should also be understood that those terms defined in such as general dictionary should be understood to have the meaning consistent with the meaning in the context of prior art, unless and define as here, can not explain by idealized or too formal implication.
Below in conjunction with accompanying drawing, technical scheme of the present invention is described in further detail:
Circuit module connection diagram of the present invention as shown in Figure 1, comprises attenuator, prime amplifier, sampling thief, analog to digital converter, storer, sampling clock, time base circuit, crystal oscillator, central processing unit, display and Anneta module;
Described attenuator, prime amplifier, sampling thief, analog to digital converter, storer, central processing unit, display are connected successively;
Analog-digital conversion circuit as described is also connected with sampling clock, and described time base circuit is whole with sampling clock, crystal respectively swings device, central processing unit is connected; Described central processing unit is also connected with Anneta module;
Signal enters and enters prime amplifier after attenuator is decayed and carry out signal amplification, signal after amplifying enters sampling thief and samples, signal after over-sampling enters analog to digital converter, digital signal is converted to by simulating signal, time signal enters sampling thief, crystal oscillator provides driving for time base circuit, time base circuit produces pulse signal under the control of central processing unit, be supplied to sampling clock, sampling clock is clock reference when sampling thief provides sampling, the signal being converted into digital signal stores by storer, shown by display screen after entering central processing unit process,
Signal is sent by Anneta module after central processing unit process.
In the present invention, as shown in Figure 2, the particular circuit configurations of described prime amplifier comprises the first electric capacity, the second electric capacity, the 3rd electric capacity, the 4th electric capacity, the 5th electric capacity, the 6th electric capacity, the first resistance, the second resistance, the 3rd resistance, the 4th resistance, the 5th resistance, the first triode, the second triode to the physical circuit figure of prime amplifier; Wherein, described first electric capacity connects one end of the second resistance, the base stage of the first triode respectively; The collector of described first triode connects one end of the first resistance; The other end of described first resistance connects one end of the 3rd resistance, one end of the 5th electric capacity, one end of the 5th resistance, the other end of the 3rd resistance respectively; The other end of described 5th resistance connects the collector of the second triode, one end of the 6th electric capacity respectively; The other end of described 6th electric capacity connects one end of the 4th electric capacity, one end of the 4th resistance respectively; The other end of described 4th electric capacity connects the emitter of the second triode, and the base stage of described second triode connects one end of the 3rd electric capacity, the other end of the 5th electric capacity respectively; The other end of described 3rd electric capacity connects the emitter of the first triode, one end of the second electric capacity respectively; The other end of described second electric capacity connects the other end of the 4th resistance, the other end of the second resistance respectively.
As further prioritization scheme of the present invention, the chip model that described attenuator adopts is FAC0603.
As further prioritization scheme of the present invention, described central processing unit adopts the model of CPU, described CPU to be MT6129, CPU is compared to single-chip microcomputer, and performance is more complete, and inner structure is also more complicated, the function that can realize is also more, can be faster at processing signals medium velocity.
As further prioritization scheme of the present invention, the antenna adopted in described Anneta module is micro-strip paster antenna, and micro-strip paster antenna uses the most extensive, and its volume can be accomplished very little, and signal frequency is more accurate.
As further prioritization scheme of the present invention, also comprise keyboard, described keyboard is connected with controller.
As further prioritization scheme of the present invention, also comprise wave filter, described wave filter is arranged between attenuator and prime amplifier, enters prime amplifier and amplify after the filtering of the signal device after filtering exported via attenuator.
Described display is touch-screen, is provided with operation interface in controller, is shown by display screen, for operation.
As further prioritization scheme of the present invention, the chip that described sampling clock adopts is DS1302, and this chip can directly be connected with single-chip microcomputer, realizes clock, avoids the problem arranging separately clock in single-chip microcomputer inside in the past, goes wrong and be convenient to search.
As further prioritization scheme of the present invention, also comprise keyboard, described keyboard is connected with controller, display in the present invention has contact action function, adds both cooperatings after keyboard, convenient during use, improve operating efficiency, when a side goes wrong, have alternatives.
By reference to the accompanying drawings embodiments of the present invention are explained in detail above, but the present invention is not limited to above-mentioned embodiment, in the ken that those of ordinary skill in the art possess, can also makes a variety of changes under the prerequisite not departing from present inventive concept.The above, it is only preferred embodiment of the present invention, not any pro forma restriction is done to the present invention, although the present invention discloses as above with preferred embodiment, but and be not used to limit the present invention, any those skilled in the art, do not departing within the scope of technical solution of the present invention, make a little change when the technology contents of above-mentioned announcement can be utilized or be modified to the Equivalent embodiments of equivalent variations, in every case be do not depart from technical solution of the present invention content, according to technical spirit of the present invention, within the spirit and principles in the present invention, to any simple amendment that above embodiment is done, equivalent replacement and improvement etc., within the protection domain all still belonging to technical solution of the present invention.

Claims (6)

1. an oscillograph for abbreviation amplifier architecture, is characterized in that: comprise attenuator, prime amplifier, sampling thief, analog to digital converter, storer, sampling clock, time base circuit, crystal oscillator, central processing unit, display and Anneta module;
Described attenuator, prime amplifier, sampling thief, analog to digital converter, storer, central processing unit, display are connected successively;
Described analog to digital converter is also connected with sampling clock, and described time base circuit is whole with sampling clock, crystal respectively swings device, central processing unit is connected; Described central processing unit is also connected with Anneta module;
Signal enters and enters prime amplifier after attenuator is decayed and carry out signal amplification, signal after amplifying enters sampling thief and samples, signal after over-sampling enters analog to digital converter, digital signal is converted to by simulating signal, time signal enters sampling thief, crystal oscillator provides driving for time base circuit, time base circuit produces pulse signal under the control of central processing unit, be supplied to sampling clock, sampling clock is clock reference when sampling thief provides sampling, the signal being converted into digital signal stores by storer, shown by display screen after entering central processing unit process,
Signal is sent by Anneta module after central processing unit process;
The particular circuit configurations of described prime amplifier comprises the first electric capacity, the second electric capacity, the 3rd electric capacity, the 4th electric capacity, the 5th electric capacity, the 6th electric capacity, the first resistance, the second resistance, the 3rd resistance, the 4th resistance, the 5th resistance, the first triode, the second triode; Wherein, described first electric capacity connects one end of the second resistance, the base stage of the first triode respectively; The collector of described first triode connects one end of the first resistance; The other end of described first resistance connects one end of the 3rd resistance, one end of the 5th electric capacity, one end of the 5th resistance, the other end of the 3rd resistance respectively; The other end of described 5th resistance connects the collector of the second triode, one end of the 6th electric capacity respectively; The other end of described 6th electric capacity connects one end of the 4th electric capacity, one end of the 4th resistance respectively; The other end of described 4th electric capacity connects the emitter of the second triode, and the base stage of described second triode connects one end of the 3rd electric capacity, the other end of the 5th electric capacity respectively; The other end of described 3rd electric capacity connects the emitter of the first triode, one end of the second electric capacity respectively; The other end of described second electric capacity connects the other end of the 4th resistance, the other end of the second resistance respectively.
2. the oscillograph of a kind of abbreviation amplifier architecture as claimed in claim 1, is characterized in that: the chip model that described attenuator adopts is FAC0603.
3. the oscillograph of a kind of abbreviation amplifier architecture as claimed in claim 1, is characterized in that: the model of described central processing unit is MT6129.
4. the oscillograph of a kind of abbreviation amplifier architecture as claimed in claim 3, is characterized in that: the antenna adopted in described Anneta module is micro-strip paster antenna.
5. the oscillograph of a kind of abbreviation amplifier architecture as claimed in claim 1, it is characterized in that: also comprise keyboard, described keyboard is connected with controller.
6. the oscillograph of a kind of abbreviation amplifier architecture as claimed in claim 1, it is characterized in that: also comprise wave filter, described wave filter is arranged between attenuator and prime amplifier, enters prime amplifier and amplify after the filtering of the signal device after filtering exported via attenuator.
CN201410679579.9A 2014-11-25 2014-11-25 A kind of oscillograph of abbreviation amplifier architecture Active CN104374977B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410679579.9A CN104374977B (en) 2014-11-25 2014-11-25 A kind of oscillograph of abbreviation amplifier architecture

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410679579.9A CN104374977B (en) 2014-11-25 2014-11-25 A kind of oscillograph of abbreviation amplifier architecture

Publications (2)

Publication Number Publication Date
CN104374977A true CN104374977A (en) 2015-02-25
CN104374977B CN104374977B (en) 2017-03-01

Family

ID=52554016

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410679579.9A Active CN104374977B (en) 2014-11-25 2014-11-25 A kind of oscillograph of abbreviation amplifier architecture

Country Status (1)

Country Link
CN (1) CN104374977B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1082802A (en) * 1996-09-06 1998-03-31 Hitachi Denshi Ltd Wave-form memory device
CN201765262U (en) * 2010-08-09 2011-03-16 江苏技术师范学院 Handheld digital storage oscilloscope
CN202770891U (en) * 2012-09-20 2013-03-06 东北大学秦皇岛分校 Hand-held oscilloscope
DE102012103929A1 (en) * 2012-05-04 2013-11-07 Dipl.-Ing. H. Horstmann Gmbh Fault current indicator e.g. short circuit indicator, for electrical switchgear in medium voltage region, has fault current acquisition device and fault current indicator device accommodated in equipment housing
CN203551628U (en) * 2013-08-29 2014-04-16 江西渝州科技职业学院 Digital oscilloscope for measuring power supply

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1082802A (en) * 1996-09-06 1998-03-31 Hitachi Denshi Ltd Wave-form memory device
CN201765262U (en) * 2010-08-09 2011-03-16 江苏技术师范学院 Handheld digital storage oscilloscope
DE102012103929A1 (en) * 2012-05-04 2013-11-07 Dipl.-Ing. H. Horstmann Gmbh Fault current indicator e.g. short circuit indicator, for electrical switchgear in medium voltage region, has fault current acquisition device and fault current indicator device accommodated in equipment housing
CN202770891U (en) * 2012-09-20 2013-03-06 东北大学秦皇岛分校 Hand-held oscilloscope
CN203551628U (en) * 2013-08-29 2014-04-16 江西渝州科技职业学院 Digital oscilloscope for measuring power supply

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
梁驹 等: "示波器的发展与合理选择", 《现代仪器》 *
沈辉 等: "基于LabVIEW的多功能虚拟示波器设计", 《电子测量技术》 *

Also Published As

Publication number Publication date
CN104374977B (en) 2017-03-01

Similar Documents

Publication Publication Date Title
CN103513123A (en) Device and method for measuring servo drive bandwidth
CN103142250A (en) Ultrasonic Doppler signal detection circuit
CN104374967A (en) Low-error oscilloscope with improved pre-amplification circuit
CN106323447A (en) Portable laser vibrometer based on mobile phone and method thereof
CN104374973A (en) Oscilloscope based on simple pre-amplification circuit
CN104374975A (en) Oscilloscope based on low-power dissipation dual-amplification circuit
CN104391150A (en) Low-error oscilloscope
CN104374977A (en) Oscilloscope with simplified amplifier structure
CN203930003U (en) A kind of simulating signal excitation system for chip detection
CN104374972A (en) High-accuracy oscilloscope
CN205138770U (en) Coil spring touches and indicates radial pressure measuring device
CN104391149A (en) Oscilloscope with sectional amplifier circuit
CN104374970A (en) Low-error oscilloscope of three-level amplification structure
CN104391147A (en) Low error oscilloscope with improved amplifier structure
CN104391148A (en) Oscilloscope with high power and low error
CN104374976A (en) Oscilloscope based on low-power dissipation amplifier
CN201804035U (en) Dynamic monitoring storage oscilloscope
CN108226621A (en) A kind of high-precision peak-to-valley value sample circuit
CN100357707C (en) Hand-held multifunctional instrument for testing, analyzing and recording dynamic signal
CN201429491Y (en) Leak testing instrument for water supply pipe net
CN201867241U (en) Device for fast detecting natural frequency of motor rotor
CN104678836A (en) High-speed data acquisition card
CN109212001B (en) Detection device and method
CN206523555U (en) A kind of high-precision peak-to-valley value sample circuit
CN215374263U (en) Temperature detection device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C41 Transfer of patent application or patent right or utility model
CB03 Change of inventor or designer information

Inventor after: Su Zhaoqiang

Inventor before: Sun Daoming

Inventor before: Si Mayun

Inventor before: Wu Huili

Inventor before: Xie Zhongming

COR Change of bibliographic data
TA01 Transfer of patent application right

Effective date of registration: 20170126

Address after: 362000 Fujian Quanzhou Shigu County town of Dongan village, No. 268, No.

Applicant after: Su Zhaoqiang

Address before: Zhongshan road Wuzhong District Mudu town of Suzhou city in Jiangsu province 215101 No. 70 room 3407

Applicant before: Suzhou LiCeram Electronic Technology Co., Ltd.

GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20181228

Address after: 300450 Tianjin Binhai New Area Zhongguancun science and Technology Park 1, 6, 201-16

Patentee after: Ji Yun (Tianjin) science and Technology Co., Ltd.

Address before: 362000 Dongan Village 268, Shigu Town, Yongchun County, Quanzhou, Fujian Province

Patentee before: Su Zhaoqiang

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20200623

Address after: No. 403, Zone G, No. 8, Beida South Road, xixiantang District, Nanning City, Guangxi Zhuang Autonomous Region, 530000

Patentee after: Guangxi Dingrui Technology Service Co.,Ltd.

Address before: 300450 Tianjin Binhai New Area Zhongguancun science and Technology Park 1, 6, 201-16

Patentee before: Jiyun (Tianjin) Technology Co.,Ltd.

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20201208

Address after: No.146, fanguozhuang, Dayan community, Chengnan Street office, Linquan County, Fuyang City, Anhui Province

Patentee after: Linquan County katianxia e-commerce Co., Ltd

Address before: No. 403, Zone G, No. 8, Beida South Road, xixiantang District, Nanning City, Guangxi Zhuang Autonomous Region, 530000

Patentee before: Guangxi Dingrui Technology Service Co.,Ltd.