CN104360831A - High-speed and low-latency data collection accumulator and operation method thereof - Google Patents
High-speed and low-latency data collection accumulator and operation method thereof Download PDFInfo
- Publication number
- CN104360831A CN104360831A CN201410585359.XA CN201410585359A CN104360831A CN 104360831 A CN104360831 A CN 104360831A CN 201410585359 A CN201410585359 A CN 201410585359A CN 104360831 A CN104360831 A CN 104360831A
- Authority
- CN
- China
- Prior art keywords
- data
- register cell
- speed
- port ram
- control module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The invention discloses a high-speed and low-latency data collection accumulator and an operation method thereof. The high-speed and low-latency data collection accumulator comprises a high-speed data input module and a large scale field programmable gate array module, and is characterized in that the high-speed data input module comprises a data conversion module used for converting analog signals required to be processed into digital signals, and the large scale field programmable gate array module comprises a register unit, an accumulator unit, a data selection unit, a double-port RAM (random access memory) unit, a control unit and an FIFO (first in, first out) unit. The high-speed and low-latency data collection accumulator and the operation method thereof adopt rich resources inside a large scale field programmable gate array and high-speed parallel processing capacity of the array, are very high in processing speed, can realize parallel running of a high-speed data collection function and a mass data accumulation processing function, synchronously output accumulated data, have low latency, can improve the response time of a DTS (data transmission system), and are also beneficial to the improvement of spatial resolution indexes.
Description
Technical field
The present invention relates to the low delayed data of a kind of high speed and gather totalizer and operation method thereof, belong to technical field of integrated circuits.
Background technology
In fiber optic sensing applications, especially in temperature-measuring system of distributed fibers (DTS system), owing to needing the Raman scattering signal of detection very faint, be submerged in completely in noise, system needs to adopt Weak Signal Detection to extract measured signal from noise.Be example in DTS system, in DTS system, the principal ingredient of noise is white noise, and it has the statistical property of zero-mean, can in utilizing the statistical property of noise to reach the object of noise reduction.Therefore, for improving signal to noise ratio (S/N ratio), signal transacting adopts the disposal route of image data being carried out digital averaging, by the N(of one-shot measurement as N=20000) point data is stored into successively in internal storage location, the N point data next time measured is added with the data of corresponding internal storage location, then puts back to former internal storage location, circulation M(is as M=10000 successively) secondary, then each internal storage location data are averaging, carry out temperature demodulation calculating, obtain each point actual temperature.DTS system is for ensureing that certain space resolution need in being greater than 100MHz sampling rate image data simultaneously, and therefore DTS system must realize high-speed data acquisition and mass data accumulation process function.
Because data in DTS system are average and temperature demodulation evaluation work difficulty is little, institute is in technical bottleneck mainly in high-speed data acquisition and mass data accumulation process, and namely DTS system must use high-speed data acquisition totalizer.Current DTS system has two kinds of high-speed data acquisition totalizers.The first first completes high-speed data acquisition function, and then complete mass data accumulation process function, namely first the data that high-speed data acquisition is got off are stored into Large Copacity internal memory, stop gathering after completing the collection of NxM point data, then carry out mass data to add up, complete after adding up, each point cumulative data can be exported, this mode is serial processing mode, and larger delay must be needed finally could to obtain valid data.Simultaneously the second carries out data accumulation process in high-speed data acquisition, devise more complicated structure and flow process for this reason, complete after adding up, each point cumulative data can be exported, though this mode is a kind of parallel processing manner, and also devises more complicated structure and flow process, but also there is expense extra time, as RAM initialization clearing, data delay alignment etc., some delays must be needed finally could to obtain valid data.The delay produced in upper two kinds of high-speed data acquisition totalizers will affect DTS system response time, and affect the raising of spatial resolution index.
Summary of the invention
Object: in order to overcome the deficiencies in the prior art, the invention provides the low delayed data of a kind of high speed and gathers totalizer and operation method thereof.
Technical scheme: for solving the problems of the technologies described above, the technical solution used in the present invention is:
The low delayed data of a kind of high speed gathers totalizer, and comprise high-speed data load module and extensive field programmable gate array module, described high-speed data load module comprises analog-to-digital conversion module, for simulating signal to be processed being converted into digital signal; Described extensive field programmable gate array module is made up of register cell, accumulator element, data selection unit, dual port RAM unit, control module and cell fifo;
Described register cell comprises: the first register cell and the second register cell;
Described register cell is used for data cached; Described first register cell is connected with control module with described high-speed data load module, accumulator element, passes to accumulator element for the output data high-speed data load module; Described second register cell is connected with control module with data selection unit, dual port RAM unit, passes to dual port RAM unit for the output data data selection unit;
Described accumulator element is connected with dual port RAM unit with the first register cell, data selection unit, add up, and the output that will add up is sent in described data selection unit for the first register cell output data and dual port RAM unit are exported data;
Described data selection unit is connected with control module with accumulator element, the second register cell, cell fifo, for selecting the cumulative output of accumulator element or numerical value 0 stored in the second register cell, select the cumulative output of accumulator element or numerical value 0 stored in cell fifo;
Described dual port RAM unit is connected with control module with the second register cell, accumulator element, reads while write function for realizing data, and sense data is sent into described accumulator element and the second register cell data write in the corresponding units of dual port RAM;
Described control module is connected with cell fifo with the first register cell, data selection unit, the second register cell, dual port RAM unit, for providing synchronous read-write sequence to control to the first register cell, data selection unit, the second register cell, dual port RAM unit and cell fifo, providing to dual port RAM unit and reading address and write address;
Described cell fifo is connected with control module with data selection unit, for data selection unit being exported in data write FIFO.
The low delayed data of a kind of high speed gathers totalizer operation method, comprises the steps:
Step one: the output data of high-speed data load module, under control module controls, arrive accumulator element after the first register cell;
Step 2: simultaneously carry out with step one, the data that control module controls dual port RAM unit export arrival accumulator element;
Step 3: simultaneously carry out with step one, control module controls the cumulative output (namely go up a beat accumulation result) of accumulator element and numerical value 0 stored in the second register cell after data selection unit selection, the cumulative output (namely going up a beat accumulation result) of accumulator element and numerical value 0 after data selection unit selection stored in cell fifo;
Step 4: simultaneously carry out with step one, control module controls the second register cell data (i.e. a upper beat accumulation result) to write in the corresponding units of dual port RAM unit;
Step 5: simultaneously carry out with step one, after control module controls output, reads address and write address change, prepares next beat address;
Through once described step one to five, complete the storage of once the gathering an of point data, cumulative and accumulation result; The storage of once the gathering of N point data, cumulative and accumulation result is completed through N above-mentioned steps; Repeat said process M to gather all over M time of completing N point data, add up and the storage of accumulation result; After M starts all over process, each point cumulative data can by FIFO synchronism output.
Beneficial effect: the low delayed data of a kind of high speed provided by the invention gathers totalizer and operation method thereof, make use of the ability of extensive on-site programmable gate array internal rich in natural resources and its high-speed parallel process, processing speed quickly, high-speed data acquisition and the operation of mass data accumulation process function parallelization can be realized, synchronism output cumulative data, there is lower delay, DTS system response time can be improved, and be beneficial to the raising of spatial resolution index.
Accompanying drawing explanation
Fig. 1 is structural representation of the present invention.
Embodiment
Below in conjunction with accompanying drawing, the present invention is further described.
As shown in Figure 1, the low delayed data of a kind of high speed gathers totalizer, comprise high-speed data load module 1 and extensive field programmable gate array module 2, described high-speed data load module 1 comprises analog-to-digital conversion module, for simulating signal to be processed being converted into digital signal; Described extensive field programmable gate array module 2 is made up of register cell, accumulator element 22, data selection unit 23, dual port RAM unit 25, control module 26 and cell fifo 27;
Described register cell comprises: the first register cell 21 and the second register cell 24;
Described register cell is used for data cached; Described first register cell 21 is connected with control module 26 with described high-speed data load module 1, accumulator element 22, passes to accumulator element 22 for the output data high-speed data load module 1; Described second register cell 24 is connected with control module 26 with data selection unit 23, dual port RAM unit 25, passes to dual port RAM unit 25 for the output data data selection unit 23;
Described accumulator element 22 is connected with dual port RAM unit 25 with the first register cell 21, data selection unit 23, export data add up for the first register cell 21 being exported data and dual port RAM unit 25, and will add up to export and send in described data selection unit 23;
Described data selection unit 23 is connected with control module 26 with accumulator element 22, second register cell 24, cell fifo 27, for selecting the cumulative output of accumulator element 22 or numerical value 0 stored in the second register cell 24, select the cumulative output of accumulator element 22 or numerical value 0 stored in cell fifo 27;
Described dual port RAM unit 25 is connected with control module 26 with the second register cell 24, accumulator element 22, read while write function for realizing data, sense data is sent into described accumulator element 23 and the second register cell 24 data is write in the corresponding units of dual port RAM;
Described control module 26 is connected with cell fifo 27 with the first register cell 24, data selection unit 23, second register cell 24, dual port RAM unit 25, for providing synchronous read-write sequence to control to the first register cell 21, data selection unit 23, second register cell 24, dual port RAM unit 25 and cell fifo 27, providing to dual port RAM unit 25 and reading address and write address;
Described cell fifo 27 is connected with control module 26 with data selection unit 23, for data selection unit 23 being exported in data write FIFO.
The low delayed data of a kind of high speed gathers totalizer operation method, comprises the steps:
Step one: the output data of high-speed data load module, under control module controls, arrive accumulator element after the first register cell;
Step 2: simultaneously carry out with step one, the data that control module controls dual port RAM unit export arrival accumulator element;
Step 3: simultaneously carry out with step one, control module controls the cumulative output (namely go up a beat accumulation result) of accumulator element and numerical value 0 stored in the second register cell after data selection unit selection, the cumulative output (namely going up a beat accumulation result) of accumulator element and numerical value 0 after data selection unit selection stored in cell fifo;
Step 4: simultaneously carry out with step one, control module controls the second register cell data (i.e. a upper beat accumulation result) to write in the corresponding units of dual port RAM unit;
Step 5: simultaneously carry out with step one, after control module controls output, reads address and write address change, prepares next beat address;
Through once described step one to five, complete the storage of once the gathering an of point data, cumulative and accumulation result; The storage of once the gathering of N point data, cumulative and accumulation result is completed through N above-mentioned steps; Repeat said process M to gather all over M time of completing N point data, add up and the storage of accumulation result; After M starts all over process, each point cumulative data can by FIFO synchronism output.
Only the preferred embodiment of the present invention described in upper; be noted that for those skilled in the art; under the premise without departing from the principles of the invention, also can in making some improvements and modifications, these improvements and modifications also should be considered as protection scope of the present invention.
Claims (2)
1. the low delayed data of high speed gathers totalizer, comprise high-speed data load module and extensive field programmable gate array module, it is characterized in that: described high-speed data load module comprises analog-to-digital conversion module, for simulating signal to be processed digital signal need be converted into; Described extensive field programmable gate array module is made up of register cell, accumulator element, data selection unit, dual port RAM unit, control module and cell fifo;
Described register cell comprises: the first register cell and the second register cell;
Described register cell is used for data cached; Described first register cell is connected with control module with described high-speed data load module, accumulator element, passes to accumulator element for the output data high-speed data load module; Described second register cell is connected with control module with data selection unit, dual port RAM unit, passes to dual port RAM unit for the output data data selection unit;
Described accumulator element is connected with dual port RAM unit with the first register cell, data selection unit, add up, and the output that will add up is sent in described data selection unit for the first register cell output data and dual port RAM unit are exported data;
Described data selection unit is connected with control module with accumulator element, the second register cell, cell fifo, for selecting the cumulative output of accumulator element or numerical value 0 stored in the second register cell, select the cumulative output of accumulator element or numerical value 0 stored in cell fifo;
Described dual port RAM unit is connected with control module with the second register cell, accumulator element, reads while write function for realizing data, and sense data is sent into described accumulator element and the second register cell data write in the corresponding units of dual port RAM;
Described control module is connected with cell fifo with the first register cell, data selection unit, the second register cell, dual port RAM unit, for providing synchronous read-write sequence to control to the first register cell, data selection unit, the second register cell, dual port RAM unit and cell fifo, providing to dual port RAM unit and reading address and write address;
Described cell fifo is connected with control module with data selection unit, for data selection unit being exported in data write FIFO.
2. the low delayed data of high speed gathers a totalizer operation method, it is characterized in that: comprise the steps:
Step one: the output data of high-speed data load module, under control module controls, arrive accumulator element after the first register cell;
Step 2: simultaneously carry out with step one, the data that control module controls dual port RAM unit export arrival accumulator element;
Step 3: simultaneously carry out with step one, control module controls the cumulative output of accumulator element and numerical value 0 stored in the second register cell after data selection unit is selected, the cumulative output of accumulator element and numerical value 0 after data selection unit is selected stored in cell fifo;
Step 4: simultaneously carry out with step one, control module controls in the corresponding units of the second register cell data write dual port RAM unit;
Step 5: simultaneously carry out with step one, after control module controls output, reads address and write address change, prepares next beat address;
Through once described step one to five, complete the storage of once the gathering an of point data, cumulative and accumulation result; The storage of once the gathering of N point data, cumulative and accumulation result is completed through N above-mentioned steps; Repeat said process M to gather all over M time of completing N point data, add up and the storage of accumulation result; After M starts all over process, each point cumulative data can by FIFO synchronism output.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410585359.XA CN104360831A (en) | 2014-10-28 | 2014-10-28 | High-speed and low-latency data collection accumulator and operation method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410585359.XA CN104360831A (en) | 2014-10-28 | 2014-10-28 | High-speed and low-latency data collection accumulator and operation method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104360831A true CN104360831A (en) | 2015-02-18 |
Family
ID=52528095
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410585359.XA Pending CN104360831A (en) | 2014-10-28 | 2014-10-28 | High-speed and low-latency data collection accumulator and operation method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104360831A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104733049A (en) * | 2015-03-27 | 2015-06-24 | 中国电子科技集团公司第二十研究所 | Shifting register realized by using random access memory (RAM) unit |
| CN105045557A (en) * | 2015-09-06 | 2015-11-11 | 四川九洲电器集团有限责任公司 | Cumulative summation method and device based on dual-port caching |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101577025A (en) * | 2009-06-15 | 2009-11-11 | 上海华魏光纤传感技术有限公司 | Novel data acquisition accumulator and implementation method thereof |
| CN103309981A (en) * | 2013-06-17 | 2013-09-18 | 南京发艾博光电科技有限公司 | ADC (analog-to-digital converter) data organization system with high storage efficiency and ADC data organization method |
| CN103678729A (en) * | 2013-12-12 | 2014-03-26 | 中国电子科技集团公司第四十一研究所 | High-speed A/D sampling data real-time storage method achieved based on FPGA |
| CN204143431U (en) * | 2014-10-28 | 2015-02-04 | 南京河海南自水电自动化有限公司 | The low delayed data of a kind of high speed gathers totalizer |
-
2014
- 2014-10-28 CN CN201410585359.XA patent/CN104360831A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101577025A (en) * | 2009-06-15 | 2009-11-11 | 上海华魏光纤传感技术有限公司 | Novel data acquisition accumulator and implementation method thereof |
| CN103309981A (en) * | 2013-06-17 | 2013-09-18 | 南京发艾博光电科技有限公司 | ADC (analog-to-digital converter) data organization system with high storage efficiency and ADC data organization method |
| CN103678729A (en) * | 2013-12-12 | 2014-03-26 | 中国电子科技集团公司第四十一研究所 | High-speed A/D sampling data real-time storage method achieved based on FPGA |
| CN204143431U (en) * | 2014-10-28 | 2015-02-04 | 南京河海南自水电自动化有限公司 | The low delayed data of a kind of high speed gathers totalizer |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104733049A (en) * | 2015-03-27 | 2015-06-24 | 中国电子科技集团公司第二十研究所 | Shifting register realized by using random access memory (RAM) unit |
| CN105045557A (en) * | 2015-09-06 | 2015-11-11 | 四川九洲电器集团有限责任公司 | Cumulative summation method and device based on dual-port caching |
| CN105045557B (en) * | 2015-09-06 | 2018-02-13 | 四川九洲电器集团有限责任公司 | A kind of cumulative summation method and apparatus based on twoport caching |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101577025B (en) | Novel data acquisition accumulator and implementation method thereof | |
| CN102495132B (en) | Multi-channel data acquisition device for submarine pipeline magnetic flux leakage internal detector | |
| CN104317752A (en) | Condition type triggering high-speed synchronous collecting and recording system with expandable channels | |
| CN102931994B (en) | Be applied to high speed signal sampling and synchronous framework and the method for signal processing chip | |
| CN204143431U (en) | The low delayed data of a kind of high speed gathers totalizer | |
| CN207067733U (en) | A kind of Sync image capture system based on FPGA and ARM | |
| CN103237180B (en) | A kind of high dynamic range infrared focal plane read-out circuit | |
| CN104077492B (en) | A kind of sampled data interpolating method based on FPGA | |
| CN103325426A (en) | Seamless acquisition method based on DDR2SDRAM array segmented storage | |
| CN104360831A (en) | High-speed and low-latency data collection accumulator and operation method thereof | |
| CN101793557B (en) | Real-time data acquisition system and method of high-resolution imaging instrument | |
| CN104679670A (en) | Shared data caching structure and management method for FFT (fast Fourier transform) and FIR (finite impulse response) algorithms | |
| CN204886928U (en) | Small time interval data acquisition device based on PCIE bus | |
| CN102944301B (en) | Digital peak detection method and system for ultrasonic signals based on variable-pitch sectioning method | |
| CN203720836U (en) | Data acquisition system based on source synchronous system | |
| CN100568382C (en) | Push-up storage | |
| CN108959656A (en) | A kind of three-dimensional mapping synchronous method of more FPGA multichannel collecting systems | |
| CN101477347A (en) | Data acquisition method with alternative memory synchronous continuous transmission | |
| CN102868865B (en) | The circuit that a kind of image picture elements merges and method | |
| CN205068383U (en) | Many channel data synchronous sampling system | |
| CN101998135A (en) | System for collecting and playing mobile television signal and control method | |
| CN104794080B (en) | Data collecting system based on source synchronization system | |
| CN109443557A (en) | A kind of single photon pulses arrival time detection device | |
| CN103034470A (en) | Data acquisition accumulator with fast Fourier transform (FFT) filtering function and implement method thereof | |
| CN204100994U (en) | A kind of two-phase Linear Array CCD Data Acquisition and disposal system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20150218 |
|
| RJ01 | Rejection of invention patent application after publication |