CN100568382C - Push-up storage - Google Patents
Push-up storage Download PDFInfo
- Publication number
- CN100568382C CN100568382C CNB2007101420861A CN200710142086A CN100568382C CN 100568382 C CN100568382 C CN 100568382C CN B2007101420861 A CNB2007101420861 A CN B2007101420861A CN 200710142086 A CN200710142086 A CN 200710142086A CN 100568382 C CN100568382 C CN 100568382C
- Authority
- CN
- China
- Prior art keywords
- data
- cell
- push
- storage
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The invention provides a kind of push-up storage, comprising: a buffer cell comprises a plurality of cells that are used to store data; One output control circuit reads the data that byte number reads described buffer cell storage according to a reading pointer and.Output control circuit comprises: one selects signal generator module, according to described reading pointer with read byte number and produce a plurality of selection signals; And a data outputting module, according to described a plurality of selection signals and reading pointer, by the data that read respective cells in the described buffer cell, and as the output data output of described push-up storage.Push-up storage of the present invention, greatly reduce reading pointer and the load that writes pointer, avoid using complicated driving circuit, thereby reduced the number of control circuit complexity and transmission gate, and have relative less area and higher data transmission speed.
Description
Technical field
The invention relates to a kind of push-up storage, particularly relevant for a kind of push-up storage of high speed (First In First Out, FIFO).
Background technology
Figure 1 shows that have in the prior art four the input four output push-up storages (First In First Out, FIFO).Push-up storage 100 can be applicable to central processing unit, and (Central Processing Unit CPU) and between the north bridge (North Bridge) transmits data.Push-up storage 100 has No. four multiplexers (Mux) 111,112,113,114,141,142,143 and 144, working storage 121,122,123 and 124 and ten No. six multiplexers 131,132,133 and 134.Wherein, working storage 121,122,123 and 124 is the first in first out working storage that can store 16 group of 32 bit data.
Input data Data0, Data1, Data2 and Data3 deposit the correspondence position of working storage 121,122,123 and 124 in by No. four multiplexers 111,112,113 and 114.Ten No. six multiplexers 131,132,133 and 134 receive from the temporal data of working storage 121,122,123 and 124 and export No. four multiplexers 141,142,143 and 144 to.
As can be seen from Figure 1, because No. four multiplexers 111,112,113 and 114 must have driving and have the working storage 121,122,123 of 16 groups 32 of storages and 124 driving force, promptly must from 64 32 storage unit, select the storage unit that is used for storing data Data0～Data3, make that the load that writes pointer Push is very big by writing pointer Push.Therefore No. four multiplexers 111,112,113 and 114 need big driver, thereby increase the number of No. four multiplexers 111,112,113 and 114 circuit complexity and transmission gate, and because the number of transmission gate is more, data transmission is also slow.Similarly, output terminal at push-up storage 100, the data that are stored in working storage 121～124 need be passed through the two-stage multiplexer, promptly ten No. six multiplexers 131～134 and No. four multiplexers 141～144 could be exported in the mode of first in first out, and then make circuit complexity increase and the data rate reduction.
Summary of the invention
The object of the present invention is to provide a kind of push-up storage of high speed.
The invention provides a kind of push-up storage, comprising: a buffer cell comprises a plurality of cells that are used to store data; One input control circuit writes pointer and according to one and writes byte number, deposits the data that receive in described buffer cell; And an output control circuit, read byte number according to a reading pointer and and read the data that described buffer cell is stored.Described input control circuit comprises: a cell is selected module, according to said write pointer and said write byte number, will be about to be used to store the cell activation of data; And an order module, according to the said write pointer data that receive are deposited in the cell that is activated.Output control circuit comprises: one selects signal generator module, according to described reading pointer with read byte number and produce a plurality of selection signals; An and data outputting module, according to described a plurality of selection signals by reading the continuous data of a plurality of memory addresss in the described buffer cell, and according to reading pointer by the output data of selecting the described push-up storage of output in the continuous data of described a plurality of memory addresss.
Push-up storage of the present invention, produce corresponding to being about to be used for to store or the cell of output data by shift register, therefore greatly reduce reading pointer and the load that writes pointer, avoid using complicated driving circuit, thereby reduced the number of control circuit complexity and transmission gate.Because the number of transmission gate is less, push-up storage of the present invention has relative less area and higher data transmission speed.
Description of drawings
By the description of carrying out below in conjunction with the accompanying drawing that an example exemplarily is shown, above-mentioned and other purposes of the present invention and characteristics will become apparent, wherein:
Fig. 1 is the synoptic diagram that four of prior art is imported the push-up storage of four outputs;
Fig. 2 is the synoptic diagram of push-up storage according to an embodiment of the invention;
Fig. 3 is the synoptic diagram of the input control circuit of push-up storage shown in Figure 2;
Fig. 4 is the synoptic diagram of the output control circuit of push-up storage shown in Figure 2;
Fig. 5 is the detailed maps of the output control circuit of push-up storage shown in Figure 4;
Fig. 6 a～6c is the detailed maps of selection logic shown in Figure 5.
Embodiment
For above and other objects of the present invention, feature and advantage can be become apparent, cited below particularlyly go out preferred embodiment, and cooperate appended graphicly, be described in detail below.
As shown in Figure 2, (First InFirst Out, FIFO) 200 comprise the push-up storage of one embodiment of the invention: a control module 20, a buffer cell 23, an input control circuit 21 and an output control circuit 22.Suppose in the present embodiment that 200 each cycle of push-up storage (cycle) can support the data that maximum 4 length are 32bit to write, and maximum 4 length are the outputs of 32bit data.In present embodiment, the pointer Push and one that writes that control module 20 is used for exporting according to the transmission requests request that receives a buffer cell 23 writes byte number Push_valid to input control circuit 21, and a reading pointer Pop and reads byte number Pop_valid to output control circuit 22.In present embodiment, control module 20 is located in the push-up storage 200, but is not limited to this.As is known to the person skilled in the art, write pointer Push and point to the memory address that buffer cell 23 next ones can be stored the cell of data, reading pointer Pop is used to refer to the memory address of the cell that can be read to buffer cell 23 next data.Suppose to write byte number Push_valid and be and comprise 4 positions, be used for indicating data length that will write and the data length that will read with reading byte number Pop_valid.For instance, if writing byte number Push_valid is 4 ' b0001, then be that the data of 1DW (being 32bit) deposit buffer cell 23 in a length; If writing byte number Push_valid is 4 ' b0011, then the data with two 1DW deposit buffer cell 23 in; If writing byte number Push_valid is 4 ' b0111, then the data with three 1DW deposit buffer cell 23 in; If writing byte number Push_valid is 4 ' b1111, then the data with four 1DW deposit buffer cell 23 in.The transmission requests request that control module 20 receives can be the read or write request from CPU.
Illustrate in the present embodiment below with reference to Fig. 3 how input control circuit 21 deposits the data that receive in the buffer cell 23 in according to writing pointer Push and writing byte number Push_valid.Suppose that data datain0～datain3 that input control circuit 21 need be 1DW with 4 length puts into buffer cell 23 according to the mode of first in first out.
As shown in Figure 3, buffer cell 23 is made of the sub-storage block bank1～bank4 of four first in first out in the present embodiment, and the data width of each sub-storage block bank1～bank4 is 1DW, and the degree of depth is 96.That is to say, the cell that it is 1DW that each sub-storage block bank1～bank4 all comprises 96 width, i.e. cell cell1_0～cell1_95, cell cell2_0～cell2_95, cell cell3_0～cell3_95 and cell cell4_0～cell4_95.Therefore, present embodiment buffer cell 23 also can be regarded one as and has 96 row * 4 row, the storer that to include 384 width altogether be the cell of 1DW.Sub-storage block bank1～bank4 is positioned at n (n=0,1......95) address of cell 1_n～4_n of row is continuous, and the address of the cell 4_n that cell 1_n+1 that n+1 is capable and n are capable is continuous continuously, thereby the data that push-up storage 200 receives deposit in the cell of sub-storage block bank1～bank4 by input control circuit 21 snakelikely.Be convenient and understand, present embodiment describe and accompanying drawing in will represent the data of storing among the cell celln_n with datan_n.For example, the data of storing among the cell cell1_30 are data1_30.
Table 1
| Push[1:0] | datain0 | datain1 | datain2 | datain3 |
| 00 | bank1 | bank2 | bank3 | bank4 |
| 01 | bank2 | bank3 | bank4 | bank1 |
| 10 | bank3 | bank4 | bank1 | bank2 |
| 11 | bank4 | bank1 | bank2 | bank3 |
For instance, if write pointer Push=8 ' b010100101, then data datain0 will be deposited in sub-storage block bank2, and data datain1 deposits sub-storage block bank3 in, data datain2 deposits sub-storage block bank4 in, and data datain3 deposits sub-storage block bank1 in.In other words, input control circuit 21 can determine promptly the data that receive will deposit which row of buffer cell 23 respectively in by the corresponding relation of multiplexer 210 specified data datain0～datain3 and sub-storage block bank1～bank4 in the present embodiment.
Cell preliminary election module 214 is subsequently according to writing pointer Push[1:0], write byte number Push_valid[3:0] and the first row selection signal wptr_0[n] with the second row selection signal wptr_1[n+1], export cell pointer addr_1～addr_4 of corresponding sub-storage block bank1～bank4 according to the corresponding relation shown in table 2～table 5, thereby further select the cell that is about to be used for storing data in the two row cells by preliminary election.
Table 2:(Push_valid=4 ' b1111)
| Push[1:0] | addr_1 | addr_2 | addr_3 | addr_4 |
| 00 | wptr_0[n] | wptr_0[n] | wptr_0[n] | wptr_0[n] |
| 01 | wptr_1[n+1] | wptr_0[n] | wptr_0[n] | wptr_0[n] |
| 10 | wptr_1[n+1] | wptr_1[n+1] | wptr_0[n] | wptr_0[n] |
| 11 | wptr_1[n+1] | wptr_1[n+1] | wptr_1[n+1] | wptr_0[n] |
Table 3:(Push_valid=4 ' b0111)
| Push[1:0] | addr_1 | addr_2 | addr_3 | addr_4 |
| 00 | wptr_0[n] | wptr_0[n] | wptr_0[n] | 0 |
| 01 | 0 | wptr_0[n] | wptr_0[n] | wptr_0[n] |
| 10 | wptr_1[n+1] | 0 | wptr_0[n] | wptr_0[n] |
| 11 | wptr_1[n+1] | wptr_1[n+1] | 0 | wptr_0[n] |
Table 4:(Push_valid=4 ' b0011)
| Push[1:0] | addr_1 | addr_2 | addr_3 | addr_4 |
| 00 | wptr_0[n] | wptr_0[n] | 0 | 0 |
| 01 | 0 | wptr_0[n] | wptr_0[n] | 0 |
| 10 | 0 | 0 | wptr_0[n] | wptr_0[n] |
| 11 | wptr_1[n+1] | 0 | 0 | wptr_0[n] |
Table 5:(Push_valid=4 ' b0001)
| Push[1:0] | addr_1 | addr_2 | addr_3 | addr_4 |
| 00 | wptr_0[n] | 0 | 0 | 0 |
| 01 | 0 | wptr_0[n] | 0 | 0 |
| 10 | 0 | 0 | wptr_0[n] | 0 |
| 11 | 0 | 0 | 0 | wptr_0[n] |
For instance, as shown in table 2, suppose that cell preliminary election module 214 receives low two and writes pointer Push for " 01 ", write byte number Push_valid=4 ' b1111, the first row selection signal wptr_0[41] and the second row selection signal wptr_1[42], the pre-modeling of cell 214 output unit lattice pointer addr_1[42 that determine then], addr_2[41], addr_3[41], addr_4[41], represent the cell cell1_42 of its value for the corresponding sub-storage block bank1 of position difference of " 1 ", the cell cell2_41 of sub-storage block bank2～bank4, cell3_41 and cell4_41, and these cells will be used to store the data that this transmission cycle (cycle) receives.
For reaching purpose of power saving, the cell pointer addr_1～addr_4 of cell preliminary election module 214 outputs is sent to clock control module 215.Clock control module 215 is according to four enable signal act_1～act_4 of system clock CLK output each cell to buffer cell 23, so that be about to be used for storing the cell of data, enable signal act_1～act_4 value is the pairing cell in position of " 1 " be activated (providing clock signal to this cell) among promptly sub-storage block bank1～bank4.
As seen from the above description, input end at present embodiment push-up storage 200, the foundation first row selection signal wptr_0 and the second row selection signal wptr_1 are by selecting two row cells in the buffer cell 23, i.e. 8 address continuous unit lattice, and then by cell preliminary election module 214 by selecting the cell that is about to be used for storing data in this two row cell.Clock control module 215 activates the selected cell lattice, makes multiplexer 210 that the data datain0～datain3 that receives is deposited in the cell that is activated according to the order of sequence.
Obviously, compared with prior art, the input control circuit 21 of present embodiment push-up storage 200 is by simple relatively circuit such as shift registers, write pointer Push and write the enable signal act1～act_4 of byte number Push_valid generation according to what receive, thereby effectively reduce the load that writes pointer Push and write byte number Push_valid corresponding to each cell of buffer cell 23.Do not have very the circuit of large driving force and drive and write pointer Push and from 384 cells, select to be about to be used for storing the cell of data owing to do not need to design in the present embodiment, thereby the data storage efficiency of present embodiment push-up storage 200 is effectively improved according to writing byte number Push_valid.
Illustrate in the present embodiment below with reference to Fig. 4, output control circuit 22 how according to reading pointer Pop with read byte number Pop_valid with data by reading in the buffer cell 23.
As shown in Figure 4, output control circuit 22 comprises a multiplexer 220, shift register 0～a and data outputting module 224.Shift register 0～a forms shift register group 221.Data outputting module 224 comprises cell primary election module 226 and the multiplexer of being made up of processing unit 2261～2,264 223.
Further, for alleviating the load of selecting signal RPtr_0～RPtr_a, the data that the cell of each sub-storage block bank1～bank3 is stored are exporting corresponding processing unit 2261～all be divided into two groups at 2264 o'clock to.Wherein, first group of data is made up of the data that are stored in the odd-numbered line cell, second group of data is made up of the data that are stored in the even number line cell, thereby every group all comprise 48 data, and corresponds respectively to 48 positions of corresponding selection signal RPtr_0～RPtr_a.For convenience of description, first group of data of sub-storage block bank1～bank4 output are used group1_1 respectively, group2_1, and group3_1 and group4_1 indicate, and second group of data used group1_2 respectively, group2_2, group3_2 and group4_2 indicate.For instance, first group of data group1_1 of sub-storage unit bank1 output is by cell cell1_0, cell1_2, the data of being stored among the cell1_4......cell1_94 are formed, i.e. data data1_0, (Fig. 6 a) for data1_2......data1_94, second group of data group1_2 be by cell cell1_1, cell1_3, and the data of being stored among the cell1_5......cell1_95 are formed, be data data1_1, data1_3......data1_95 (Fig. 6 b).In present embodiment, processing unit 2261～2263 also receives one the 3rd group of data, i.e. data group1_3, group2_3 and group3_3.As shown in the figure, data outputting module 224 comprises transfers preface unit 2271～2273, be used for corresponding son is stored first group of data group1_1 of the bank1 that determines～bank3 output, group2_1 and group3_1 transfer the preface operation, to obtain the 3rd group of data group1_3, group2_3 and group3_3.Further, transferring preface unit 2271～2273 in the present embodiment is a ring shift right shift register, can carry out right-shift operation to the data that receive, thereby reaches the purpose of adjusting the data ordering order.For example, the first group of data group1_1 that supposes sub-storage block bank 1 output is by data data1_0, data1_2......data1_94 forms, and put in order and be data1_94, data1_92......data1_2, data1_0, then after the ring shift right shifting function of toning preface unit 2271, alignment sequence of data becomes data1_0, data1_94......data1_4, data1_2 (Fig. 6 c).In brief, be example with processing unit 2261, the 3rd group of data group1_3 that processing unit 2261 is received is first group of data group1_1 gained that moves to right.Processing unit 2261～processing unit 2264 is subsequently according to selecting signal RPtr_0～RPtr_a, by data set group1_1～group4_1, select 11 data among group1_2～group4_2 and the group1_3～group3_3, and export multiplexer 223 to by signal cell_out0～cell_outa.Multiplexer 223 is selected the output data of four data dataout0～dataout3 of output as present embodiment push-up storage 200 according to low three of reading pointer Pop from data cell_out0～cell_outa.
See also Fig. 4 to Fig. 6, processing unit 2261～2264 all includes a plurality of processing logic con0～cona, is used for the data output of selecting signal RPtr_0～RPtr_a to store from sub-storage block bank1～11 address continuous unit lattice of bank4 selection of correspondence according to corresponding.Seeing also Fig. 6 a～6c, is how example illustrates in the present embodiment by selecting logical zero～a by selecting 11 address continuous unit lattice in the buffer cell 23 to select logical zero～2.Select logical zero comprise 48 with door AN0～47 and one or an OR0.All have two input ends with door AN0～47, an end is connected to first group of data group1_1 of sub-storage block bank1, i.e. data data1_0, data1_2......data1_94, the other end are connected to and select signal RPtr_0[47:0] corresponding positions.Known to those skilled in the art, by with door AN0～47, and select that the corresponding data of 1 ' b1 will be sent to or door OR0 among the signal RPtr_0, and export as data cell_out0.Select logical one identical with the selection logical zero with the structure of selecting logic 2, just select 48 positions of signal RPtr_1 to correspond respectively to second group of data group_2, be data data1_1, data1_3......data1_95, select 48 positions of signal RPtr_2 to correspond respectively to the 3rd group of data group1_3, be data data1_2, data1_4......data1_94, data1_0.。Therefore, suppose that shift register 0～2 is exported respectively and select signal RPtr_0[20]～RPtr_2[20], then select the data cell_out0～cell_out2 of logical zero～2 outputs to be respectively cell cell1_40, the data that cell1_41 and cell1_42 stored, be data data1_40, data1_41 and data1_42.In other words, select logical zero～2 in sub-storage block bank1, to select three cells, and the data that will wherein store are by cell_out0～cell_out2 output according to the selection signal 0～2 that receives.Logical zero～2 are similar to selecting, and selection logic 3～5 foundation respectively selects signal RPtr_3～RPtr_5 by three cells of selection among the sub-storage block bank2, and the data that will wherein store are exported by cell_out3～cell_out5.Selection logic 6～8 foundation respectively selects signal RPtr_6～RPtr_8 by three cells of selection among the sub-storage block bank3, and the data of its storage are exported by cell_out6～cell_out8.Selection logic 9～a foundation respectively selects signal RPtr_9～RPtr_a by two cells of selection among the sub-storage block bank4, and the data of its storage are exported by cell_out9～cell_outa.
As seen from the above description, output control circuit 22 can be according to selecting the corresponding logical zero～a of selection of signal 0～a control by selecting 11 address continuous unit lattice in the buffer cell 23 in the present embodiment, and by signal cell_out0～cell_outa the data in these 11 cells are exported.For instance, suppose that shift register 0～a exports selection signal RPtr_0[20 respectively]～RPtr_a[20], then selecting the data cell_out0～cell_outa of logical zero～a output is cell cell1_40～cell4_40, cell1_41～cell4_41, the data that cell1_42～cell3_42 stored.Multiplexer 223 is selected four data dataout0 of output～dataout3 output subsequently according to low three of reading pointer Pop from data cell_out0～cell_outa.Multiplexer 220 is according to reading pointer Pop and read byte number Pop_valid and judge that whether the data be about to read are by selecting logic con0～cona to export multiplexer 223 to, if not, then capable shift signal R_shift is read in output, makes that the selection signal RPtr_0～RPtr_a after selecting logic con0～cona according to displacement selects 11 data to export multiplexer 223 to.
Because output control circuit 22 is by one group of shift register in the present embodiment, be that shift register 0～a produces a group selection signal RPtr_0～RPtr_a, make and select logic con0～cona to export the continuous data cell_out0 of a group address～cell_outa.Therefore, compared with prior art, 22 of output control circuits of the present invention need to drive reading pointer Pop and select the output data of 4 data as push-up storage 200 from the continuous data in 11 addresses, and then significantly reduced the load of reading pointer Pop, make that the data output efficiency of present embodiment push-up storage 200 is effectively improved.
More than explanation supposes all in the present embodiment that 200 each cycle of push-up storage can support the data that maximum 4 length are 32bit to write, and maximum 4 length are the output of 32bit data, yet, known to those skilled in the art, more than hypothesis can change in response to different applied environments, and the structure of I/O control circuit and buffer cell only need be done simple change and gets final product.For instance, cell is formed if buffer cell 23 is 32bit by 32 bit wides, and then the multiplexer 220 of output control circuit 22 can be according to reading byte number Pop_valid[3:0] with reading pointer Pop[1:0] tight life reads capable shift signal R_shift.The number of shift register can correspondingly be reduced to 8 by 11.At this moment, each sub-storage block bank1～bank4 comprises 8 cells, and wherein the cell of odd-numbered line is divided into one group, and the cell of even number line is divided into another group, and exports corresponding processing unit 2261～2264 respectively to.Shift register 0～7 is according to reading capable shift signal R_shift, and signal RPtr_0～RPtr_7 is selected in output respectively, and each selects signal RPtr_0～RPtr_7 to include 4 positions.Processing unit 2261～2264 is subsequently according to selecting signal RPtr_0～RPtr_7 to select output two row in buffer cell 23, the data of totally 8 address continuous unit lattice, for multiplexer 223 according to reading pointer Pop[1:0] output data dataout0～dataout3 optionally.
The above only is preferred embodiment of the present invention; so it is not in order to limit scope of the present invention; any personnel that are familiar with this technology; without departing from the spirit and scope of the present invention; can do further improvement and variation on this basis, so the scope that claims were defined that protection scope of the present invention is worked as with the application is as the criterion.
Claims (13)
1. a push-up storage is characterized in that, comprising:
One buffer cell comprises a plurality of cells that are used to store data;
One input control circuit writes pointer and according to one and writes byte number, deposits the data that receive in described buffer cell, and described input control circuit comprises:
One cell is selected module, according to said write pointer and said write byte number, will be about to be used to store the cell activation of data; And
One order module deposits the data that receive in the cell that is activated in according to the said write pointer; And
One output control circuit reads the data that byte number reads described buffer cell storage according to a reading pointer and, and described output control circuit comprises:
One selects signal generator module, produces a plurality of selection signals according to described reading pointer and the described byte number that reads; And
One data outputting module, according to described a plurality of selection signals by reading the continuous data of a plurality of memory addresss in the described buffer cell, and according to described reading pointer by the output data of selecting the described push-up storage of output in the continuous data of described a plurality of memory addresss.
2. push-up storage according to claim 1 is characterized in that, the described selection signal generator module of described output control circuit comprises:
One first multiplexer produces one and reads capable shift signal according to described reading pointer and the described byte number that reads; And
One shift register group reads capable shift signal and exports described a plurality of selection signal according to described.
3. push-up storage according to claim 2, it is characterized in that, described first multiplexer judges with the described byte number that reads whether the data that will read are stored in the corresponding cell of described selection signal according to described reading pointer, if not, then export the described capable shift signal that reads, make the selection signal of described shift register group output displacement.
4. push-up storage according to claim 1 is characterized in that, the described data outputting module of described output control circuit comprises:
One cell primary election module is respectively according to the corresponding signal of selecting, by the data of selecting the output respective cells in the described buffer cell; And
One second multiplexer receives the data that described cell primary election module is exported, and selects the output data output of a plurality of data as described push-up storage according to described reading pointer;
Wherein, continuous by the memory address of the data of described cell primary election module output.
5. push-up storage according to claim 4 is characterized in that, described cell primary election module comprises a plurality of selection logics, respectively according to the corresponding data of selecting signal by selection output respective cells in the described buffer cell.
6. push-up storage according to claim 5, it is characterized in that, described data outputting module comprises that also one transfers the preface unit, is coupled to described buffer cell and selects to be used to adjust the alignment sequence of data that described buffer cell exports described selection logic between the logic.
7. push-up storage according to claim 4 is characterized in that, the number of the selection signal of described output control circuit equals the number of described selection logic.
8. push-up storage according to claim 1 is characterized in that, described cell selects module to comprise:
One the 3rd multiplexer produces a writing line shift signal according to said write pointer and said write byte number;
First shift register, second shift register are exported first row selection signal, second row selection signal according to said write row shift signal respectively; And
One cell preliminary election module produces a plurality of cell pointers according to described first row selection signal, second row selection signal, said write pointer and said write byte number, points to the described cell that is about to be used to store data respectively.
9. push-up storage according to claim 8, it is characterized in that, described cell selects module also to comprise a clock control module, in order to clock signal is provided for the units corresponding lattice according to the described cell pointer of described cell preliminary election module output.
10. push-up storage according to claim 8, it is characterized in that, described order module comprises one the 4th multiplexer, the a plurality of data that described push-up storage received according to the said write pointer deposit in the cell of described cell pointer sensing, and first data that described push-up storage is received deposit in the pairing cell of said write pointer.
11. push-up storage according to claim 8, it is characterized in that, described first row selection signal, second row selection signal include a plurality of position, and described second row selection signal be that the position of " 1 " is than described first row selection signal high for " 1 ".
12. push-up storage according to claim 11, it is characterized in that, described the 3rd multiplexer judges according to described reading pointer and the described byte number that reads whether the data that will write can all be stored in described first row selection signal, the pairing cell of second row selection signal, and, make described first shift register, second shift register be shifted according to judged result output said write row shift signal.
13. push-up storage according to claim 1, it is characterized in that, the cell of described buffer cell comprises multiple lines and multiple rows, and the memory address of the cell of the same delegation of described buffer cell is continuous, and the memory address of last cell of the previous row in adjacent two row is continuous with the memory address of the first cell of back delegation.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2007101420861A CN100568382C (en) | 2007-08-22 | 2007-08-22 | Push-up storage |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2007101420861A CN100568382C (en) | 2007-08-22 | 2007-08-22 | Push-up storage |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101110259A CN101110259A (en) | 2008-01-23 |
| CN100568382C true CN100568382C (en) | 2009-12-09 |
Family
ID=39042278
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2007101420861A Active CN100568382C (en) | 2007-08-22 | 2007-08-22 | Push-up storage |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100568382C (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101552041A (en) * | 2009-05-12 | 2009-10-07 | 北京中星微电子有限公司 | An FIFO memory cell and implementation method thereof |
| CN102654827B (en) * | 2011-03-02 | 2014-05-28 | 安凯(广州)微电子技术有限公司 | First-in first-out buffer and data caching method |
| CN105511835B (en) * | 2014-09-24 | 2019-11-15 | 深圳市中兴微电子技术有限公司 | A kind of asynchronous FIFO controller and the method for preventing the data cached spilling of asynchronous FIFO |
| CN113434545B (en) * | 2021-06-02 | 2022-11-18 | 中科驭数（北京）科技有限公司 | Data caching device and data providing method |
| CN115604198B (en) * | 2022-11-29 | 2023-03-10 | 珠海星云智联科技有限公司 | Network card controller, network card control method, equipment and medium |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1116764A (en) * | 1994-07-06 | 1996-02-14 | 现代电子产业株式会社 | First-in first-out buffer memory |
| CN1122042A (en) * | 1993-10-28 | 1996-05-08 | 大宇电子株式会社 | Fifo buffer system having enhanced controllability |
| CN1378214A (en) * | 2001-03-30 | 2002-11-06 | 矽统科技股份有限公司 | High speed multiplex first-in first-out storage structure |
-
2007
- 2007-08-22 CN CNB2007101420861A patent/CN100568382C/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1122042A (en) * | 1993-10-28 | 1996-05-08 | 大宇电子株式会社 | Fifo buffer system having enhanced controllability |
| CN1116764A (en) * | 1994-07-06 | 1996-02-14 | 现代电子产业株式会社 | First-in first-out buffer memory |
| CN1378214A (en) * | 2001-03-30 | 2002-11-06 | 矽统科技股份有限公司 | High speed multiplex first-in first-out storage structure |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101110259A (en) | 2008-01-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101231877B (en) | N-port memory and method for accessing n-port memory M memory address | |
| CN100568382C (en) | Push-up storage | |
| CN101512362A (en) | Digital waveform generation and measurement in automated test equipment | |
| CN101236774B (en) | Device and method for single-port memory to realize the multi-port storage function | |
| CN109858622B (en) | Data handling circuit and method for deep learning neural network | |
| CN101777031A (en) | Direct memory access controller and data transmission method | |
| CN1892528A (en) | Circuit and method for generating digital signal processor and storage | |
| CN101825997A (en) | Asynchronous first-in first-out storage | |
| CN111755041A (en) | Semiconductor memory device with a plurality of memory cells | |
| CN102497575A (en) | Multi-piece area array CCD (Charge Coupled Device) screening test system | |
| CN102004626B (en) | Dual-port memory | |
| KR101753353B1 (en) | Semiconductor testing apparatus | |
| CN103309981A (en) | ADC (analog-to-digital converter) data organization system with high storage efficiency and ADC data organization method | |
| CN102117478B (en) | Real-time processing method and system for batch image data | |
| CN104409098A (en) | Chip internal table item with double capacity and implementation method thereof | |
| CN102118304B (en) | Cell switching method and cell switching device | |
| CN102142269A (en) | Semiconductor memory apparatus | |
| US7072998B2 (en) | Method and system for optimized FIFO full conduction control | |
| CN101277378A (en) | Apparatus for scaling image and line buffer thereof | |
| US7093051B2 (en) | Dynamic input/output: configurable data bus for optimizing data throughput | |
| CN115440260A (en) | Memory device, semiconductor system and data processing system | |
| CN107293318B (en) | Bit width configurable embedded memory | |
| CN1149186A (en) | Interface and method for accessing memory | |
| CN106445836B (en) | Asynchronous data reading/writing method, system and device | |
| CN101452695B (en) | Data access arrangement and method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |