CN104335167B - 用于处理计算机指令的方法和处理器 - Google Patents

用于处理计算机指令的方法和处理器 Download PDF

Info

Publication number
CN104335167B
CN104335167B CN201380028301.9A CN201380028301A CN104335167B CN 104335167 B CN104335167 B CN 104335167B CN 201380028301 A CN201380028301 A CN 201380028301A CN 104335167 B CN104335167 B CN 104335167B
Authority
CN
China
Prior art keywords
pipeline
instruction
execution
execution pipeline
designator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201380028301.9A
Other languages
English (en)
Chinese (zh)
Other versions
CN104335167A (zh
Inventor
M·J·布朗
詹姆斯·诺里斯·迪芬德尔费尔
M·W·莫罗
布莱恩·迈克尔·斯坦普尔
迈克尔·斯科特·麦基尔文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN104335167A publication Critical patent/CN104335167A/zh
Application granted granted Critical
Publication of CN104335167B publication Critical patent/CN104335167B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3826—Bypassing or forwarding of data results, e.g. locally between pipeline stages or within a pipeline stage
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
CN201380028301.9A 2012-06-05 2013-06-04 用于处理计算机指令的方法和处理器 Expired - Fee Related CN104335167B (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201261655655P 2012-06-05 2012-06-05
US61/655,655 2012-06-05
US13/741,849 2013-01-15
US13/741,849 US9858077B2 (en) 2012-06-05 2013-01-15 Issuing instructions to execution pipelines based on register-associated preferences, and related instruction processing circuits, processor systems, methods, and computer-readable media
PCT/US2013/044125 WO2013184689A1 (en) 2012-06-05 2013-06-04 Issuing instructions to execution pipelines based on register-associated preferences, and related instruction processing circuits, processor systems, methods, and computer-readable media

Publications (2)

Publication Number Publication Date
CN104335167A CN104335167A (zh) 2015-02-04
CN104335167B true CN104335167B (zh) 2018-04-27

Family

ID=49671778

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201380028301.9A Expired - Fee Related CN104335167B (zh) 2012-06-05 2013-06-04 用于处理计算机指令的方法和处理器

Country Status (5)

Country Link
US (1) US9858077B2 (enExample)
EP (1) EP2856304B1 (enExample)
JP (1) JP6317339B2 (enExample)
CN (1) CN104335167B (enExample)
WO (1) WO2013184689A1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160364237A1 (en) * 2014-03-27 2016-12-15 Intel Corporation Processor logic and method for dispatching instructions from multiple strands
US10152101B2 (en) * 2015-09-22 2018-12-11 Qualcomm Incorporated Controlling voltage deviations in processing systems
US20230315446A1 (en) * 2022-03-30 2023-10-05 Fujitsu Limited Arithmetic processing apparatus and method for arithmetic processing
US11855831B1 (en) 2022-06-10 2023-12-26 T-Mobile Usa, Inc. Enabling an operator to resolve an issue associated with a 5G wireless telecommunication network using AR glasses
US11886767B2 (en) 2022-06-17 2024-01-30 T-Mobile Usa, Inc. Enable interaction between a user and an agent of a 5G wireless telecommunication network using augmented reality glasses

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5956747A (en) * 1994-12-15 1999-09-21 Sun Microsystems, Inc. Processor having a plurality of pipelines and a mechanism for maintaining coherency among register values in the pipelines
US6047369A (en) * 1994-02-28 2000-04-04 Intel Corporation Flag renaming and flag masks within register alias table
US6330661B1 (en) * 1998-04-28 2001-12-11 Nec Corporation Reducing inherited logical to physical register mapping information between tasks in multithread system using register group identifier
CN1340760A (zh) * 2000-08-31 2002-03-20 国际商业机器公司 分区的发送队列和分配策略
CN1363063A (zh) * 2000-02-16 2002-08-07 皇家菲利浦电子有限公司 减少处理器中写入通信量的方法和系统
CN101160561A (zh) * 2005-02-24 2008-04-09 高通股份有限公司 通过循环结束分支来抑制分支历史寄存器的更新
US7571302B1 (en) * 2004-02-04 2009-08-04 Lei Chen Dynamic data dependence tracking and its application to branch prediction

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5021945A (en) * 1985-10-31 1991-06-04 Mcc Development, Ltd. Parallel processor system for processing natural concurrencies and method therefor
JPH10143365A (ja) 1996-11-15 1998-05-29 Toshiba Corp 並列処理装置及びその命令発行方式
US5963723A (en) 1997-03-26 1999-10-05 International Business Machines Corporation System for pairing dependent instructions having non-contiguous addresses during dispatch
US5941983A (en) 1997-06-24 1999-08-24 Hewlett-Packard Company Out-of-order execution using encoded dependencies between instructions in queues to determine stall values that control issurance of instructions from the queues
US6643762B1 (en) * 2000-01-24 2003-11-04 Hewlett-Packard Development Company, L.P. Processing system and method utilizing a scoreboard to detect data hazards between instructions of computer programs
US6754807B1 (en) * 2000-08-31 2004-06-22 Stmicroelectronics, Inc. System and method for managing vertical dependencies in a digital signal processor
US6976152B2 (en) * 2001-09-24 2005-12-13 Broadcom Corporation Comparing operands of instructions against a replay scoreboard to detect an instruction replay and copying a replay scoreboard to an issue scoreboard
US20040181651A1 (en) * 2003-03-11 2004-09-16 Sugumar Rabin A. Issue bandwidth in a multi-issue out-of-order processor
US20060095732A1 (en) 2004-08-30 2006-05-04 Tran Thang M Processes, circuits, devices, and systems for scoreboard and other processor improvements
US7774582B2 (en) 2005-05-26 2010-08-10 Arm Limited Result bypassing to override a data hazard within a superscalar processor
US20070022277A1 (en) 2005-07-20 2007-01-25 Kenji Iwamura Method and system for an enhanced microprocessor
US20070260856A1 (en) 2006-05-05 2007-11-08 Tran Thang M Methods and apparatus to detect data dependencies in an instruction pipeline
US8055883B2 (en) * 2009-07-01 2011-11-08 Arm Limited Pipe scheduling for pipelines based on destination register number
US20120023314A1 (en) 2010-07-21 2012-01-26 Crum Matthew M Paired execution scheduling of dependent micro-operations

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6047369A (en) * 1994-02-28 2000-04-04 Intel Corporation Flag renaming and flag masks within register alias table
US5956747A (en) * 1994-12-15 1999-09-21 Sun Microsystems, Inc. Processor having a plurality of pipelines and a mechanism for maintaining coherency among register values in the pipelines
US6330661B1 (en) * 1998-04-28 2001-12-11 Nec Corporation Reducing inherited logical to physical register mapping information between tasks in multithread system using register group identifier
CN1363063A (zh) * 2000-02-16 2002-08-07 皇家菲利浦电子有限公司 减少处理器中写入通信量的方法和系统
CN1340760A (zh) * 2000-08-31 2002-03-20 国际商业机器公司 分区的发送队列和分配策略
US7571302B1 (en) * 2004-02-04 2009-08-04 Lei Chen Dynamic data dependence tracking and its application to branch prediction
CN101160561A (zh) * 2005-02-24 2008-04-09 高通股份有限公司 通过循环结束分支来抑制分支历史寄存器的更新

Also Published As

Publication number Publication date
JP6317339B2 (ja) 2018-04-25
EP2856304A1 (en) 2015-04-08
WO2013184689A1 (en) 2013-12-12
US20130326197A1 (en) 2013-12-05
CN104335167A (zh) 2015-02-04
EP2856304B1 (en) 2017-07-19
US9858077B2 (en) 2018-01-02
JP2015518995A (ja) 2015-07-06

Similar Documents

Publication Publication Date Title
CN105009074B (zh) 消除指令处理电路中的冗余同步屏障和相关处理器系统、方法以及计算机可读媒体
CN104272252B (zh) 在指令处理电路中融合具有相反条件的有条件写入指令，以及相关处理器系统、方法和计算机可读媒体
US9477476B2 (en) Fusing immediate value, write-based instructions in instruction processing circuits, and related processor systems, methods, and computer-readable media
CN104335167B (zh) 用于处理计算机指令的方法和处理器
TWI633489B (zh) 於多核心處理器中並行功能之高效率硬體分派及相關之處理器系統、方法及電腦可讀媒體
US9830152B2 (en) Selective storing of previously decoded instructions of frequently-called instruction sequences in an instruction sequence buffer to be executed by a processor
CN106462394B (zh) 使用共享硬件资源的群集处理器核心中硬件线程的动态负载平衡以及相关的电路、方法和计算机可读媒体
US20140047221A1 (en) Fusing flag-producing and flag-consuming instructions in instruction processing circuits, and related processor systems, methods, and computer-readable media
CN108431831B (zh) 循环代码处理器优化
US9043806B2 (en) Information processing device and task switching method
CN106844017A (zh) 用于网站服务器处理事件的方法和设备
CN109313548B (zh) 用于执行simd收集和复制操作的方法和设备
CN112258622B (zh) 图像处理方法、装置、可读介质及电子设备
WO2017124649A1 (zh) 用于向量运算的数据读写调度器及保留站
CN106575220A (zh) 多个经集群极长指令字处理核心
US9146741B2 (en) Eliminating redundant masking operations instruction processing circuits, and related processor systems, methods, and computer-readable media
CN104346380B (zh) 基于MapReduce模型的数据排序方法和系统
JP2015535634A (ja) 実行パイプラインバブルを低減するためにサブルーチンリターンのための分岐ターゲット命令キャッシュ（ｂｔｉｃ）エントリを確立すること、ならびに関連するシステム、方法、およびコンピュータ可読媒体
CN106528141B (zh) 任务清除方法及系统
CN104142802A (zh) 存储器控制设备和方法
CN114281413B (zh) 流水线冲突处理方法、数据处理装置、电子设备和介质
CN119213411A (zh) 针对从处理器中的循环缓冲器执行的循环选择性地更新分支预测器
CN119829142B (zh) 清空流水线的方法、装置、处理器和电子设备
WO2014206222A1 (zh) 分支目标地址获取方法和装置
CN121175659A (en) Fetching branch instructions beyond predicted taken in a fetch bundle of a processor-based device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20180427

Termination date: 20200604