CN104320965A - Screening method of space LMCCD surveying and mapping camera imaging circuit - Google Patents
Screening method of space LMCCD surveying and mapping camera imaging circuit Download PDFInfo
- Publication number
- CN104320965A CN104320965A CN201410531654.7A CN201410531654A CN104320965A CN 104320965 A CN104320965 A CN 104320965A CN 201410531654 A CN201410531654 A CN 201410531654A CN 104320965 A CN104320965 A CN 104320965A
- Authority
- CN
- China
- Prior art keywords
- ccd
- test
- circuit board
- aerospace
- lmccd
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000003384 imaging method Methods 0.000 title claims abstract description 29
- 238000000034 method Methods 0.000 title claims abstract description 26
- 238000012216 screening Methods 0.000 title claims abstract description 26
- 238000013507 mapping Methods 0.000 title claims abstract description 21
- 238000012360 testing method Methods 0.000 claims abstract description 69
- 238000013461 design Methods 0.000 claims description 10
- 229910000679 solder Inorganic materials 0.000 claims description 9
- 230000007547 defect Effects 0.000 claims description 7
- 230000002159 abnormal effect Effects 0.000 claims description 6
- 238000002474 experimental method Methods 0.000 claims description 5
- 238000001514 detection method Methods 0.000 claims description 3
- 238000012423 maintenance Methods 0.000 claims description 3
- 238000004519 manufacturing process Methods 0.000 abstract description 4
- 230000003068 static effect Effects 0.000 abstract description 4
- 230000002950 deficient Effects 0.000 abstract description 3
- 238000011161 development Methods 0.000 abstract description 2
- 238000005516 engineering process Methods 0.000 abstract description 2
- 238000004904 shortening Methods 0.000 abstract description 2
- 230000005856 abnormality Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 238000012545 processing Methods 0.000 description 3
- 238000007689 inspection Methods 0.000 description 2
- 239000003973 paint Substances 0.000 description 2
- 238000005476 soldering Methods 0.000 description 2
- 238000003466 welding Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000001680 brushing effect Effects 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000007123 defense Effects 0.000 description 1
- 238000011835 investigation Methods 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000012805 post-processing Methods 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
Landscapes
- Tests Of Electronic Circuits (AREA)
- Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
Abstract
航天LMCCD测绘相机成像电路的筛选方法,涉及一种航天CCD的成像技术,解决LMCCD的三线阵测绘相机的焦面结构尺寸紧凑,难以放置额外的连接器来连接工业级的CCD器件进行线路板筛选的问题。本发明在线路板的CCD位置焊接插座后采用工业级CCD进行线路板筛选,待筛选通过后拆下CCD插座,最终焊接上航天级CCD器件。针对CCD插座拆卸过程的故障模型,把CCD管脚分为两类,采用对比拆下插座前后的静态电阻值和电平值进行判断,决定是否可进行航天级CCD的焊接。本发明采用多个筛选测试步骤剔除有缺陷线路板,降低生产成本和缩短研制周期。
The screening method of the imaging circuit of the aerospace LMCCD surveying and mapping camera involves an imaging technology of the aerospace CCD, which solves the problem that the focal plane structure size of the three-line array surveying and mapping camera of the LMCCD is compact, and it is difficult to place additional connectors to connect industrial-grade CCD devices for circuit board screening. The problem. In the present invention, after the socket is welded at the CCD position of the circuit board, an industrial-grade CCD is used to screen the circuit board. After the screening is passed, the CCD socket is removed, and an aerospace-grade CCD device is finally welded on. Aiming at the fault model of the disassembly process of the CCD socket, the CCD pins are divided into two categories, and the static resistance value and level value before and after the socket is removed are used to judge whether it is possible to weld the aerospace-grade CCD. The invention adopts multiple screening and testing steps to eliminate defective circuit boards, thereby reducing production costs and shortening the development period.
Description
技术领域technical field
本发明涉及一种航天CCD的成像技术,具体涉及一种航天LMCCD测绘相机成像电路的筛选方法。The invention relates to an imaging technology of an aerospace CCD, in particular to a screening method for an imaging circuit of an aerospace LMCCD surveying and mapping camera.
背景技术Background technique
作为小卫星主载荷的LMCCD立体测绘相机,其体积和重量都有严苛的要求,通常采用长镜筒的折射光学系统。对于焦面线路板,为了调焦方便和满足立体测绘应用要求,焦面线路板装在镜筒内通过刚挠板的挠带与后级处理电路连接,因此焦面线路板的尺寸小于镜筒尺寸。特别是对于正视相机,小尺寸的焦面上存在五片CCD器件,由于航天级CCD器件价格昂贵,采用刚挠板结构的线路板可靠性较低,对线路板的布局布线要求苛刻,很难再放置额外的连接器来连接工业级的CCD器件进行线路板筛选。故在线路板的CCD位置焊接插座后采用工业级CCD进行线路板筛选,待筛选通过后拆下CCD插座,最终焊接上航天级CCD器件。由于在拆卸CCD插座过程中存在线路板损坏风险,整个过程需进行仔细检测。As the main load of small satellites, the LMCCD stereoscopic mapping camera has strict requirements on volume and weight, and usually uses a long lens barrel refractive optical system. For the focal plane circuit board, in order to facilitate focusing and meet the requirements of stereoscopic mapping applications, the focal plane circuit board is installed in the lens barrel and connected to the post-processing circuit through the flexible belt of the rigid-flex board, so the size of the focal plane circuit board is smaller than that of the lens barrel size. Especially for front-facing cameras, there are five CCD devices on the focal plane of the small size. Due to the high price of aerospace-grade CCD devices, the reliability of the circuit board using the rigid-flex structure is low, and the layout and wiring of the circuit board are demanding. Place additional connectors to connect industrial-grade CCD devices for board screening. Therefore, after soldering the socket at the CCD position of the circuit board, use an industrial-grade CCD to screen the circuit board. After the screening is passed, remove the CCD socket, and finally solder the aerospace-grade CCD device. Due to the risk of damage to the circuit board during the disassembly of the CCD socket, the entire process needs to be carefully inspected.
发明内容Contents of the invention
本发明为解决现有由于LMCCD的三线阵测绘相机的焦面结构尺寸紧凑,难以放置额外的连接器来连接工业级的CCD器件并进行线路板筛选困难的问题,提供一种航天LMCCD测绘相机成像电路的筛选方法。The present invention provides an aerospace LMCCD surveying and mapping camera for imaging in order to solve the problem that it is difficult to place additional connectors to connect industrial-grade CCD devices and screen circuit boards due to the compact size of the focal plane structure of the existing LMCCD three-line array surveying and mapping camera. Circuit screening methods.
航天LMCCD测绘相机成像电路的筛选方法,该方法由以下步骤实现:The screening method of the imaging circuit of the aerospace LMCCD surveying and mapping camera, the method is realized by the following steps:
步骤一、设计PCB线路板并且对无引出信号的驱动管脚补加测试点;Step 1. Design the PCB circuit board and add test points to the drive pins without outgoing signals;
步骤二、对步骤一设计的PCB线路板进行生产加工,然后对各PCB线路板的刚挠板中挠带的连通性进行检测,如果检测结果未发现缺陷,则执行步骤三,如果检测结果发现缺陷,则重复执行步骤二;Step 2. Produce and process the PCB circuit board designed in step 1, and then test the connectivity of the flex strip in the rigid-flex board of each PCB circuit board. If no defect is found in the test result, perform step 3. If the test result finds If there is a defect, repeat step 2;
步骤三、对步骤二所述的各PCB线路板进行焊接和组装,然后进行成像测试,同时分别记录单板下CCD驱动管脚的连通阻值和非驱动管脚的对地电阻,并记录各PCB线路板连接状态下CCD各管脚的波形;如果测试结果出现异常,进行维修直到成像测试正常;执行步骤四,如果测试结果正常,执行步骤四;Step 3. Solder and assemble the PCB circuit boards described in step 2, and then perform an imaging test. At the same time, record the connection resistance of the CCD drive pin under the single board and the ground resistance of the non-drive pin, and record each The waveform of each pin of the CCD when the PCB circuit board is connected; if the test result is abnormal, perform maintenance until the imaging test is normal; perform step 4, if the test result is normal, perform step 4;
步骤四、拆卸CCD插座,并在温度低于或等于-25度的环境下测试CCD驱动管脚的连通阻值和非驱动管脚的对地电阻,再次进行各PCB线路板组装后进行波形测试,记录各PCB线路板连接状态下CCD各管脚的波形,将测试结果与步骤三中的测试结果比较,如果两次结果变化差值小于或等于5%,则完成PCB线路板及CCD各管脚的检测,实现航天LMCCD测绘相机成像电路的筛选;否则,返回步骤一。Step 4. Disassemble the CCD socket, and test the connection resistance of the CCD drive pins and the ground resistance of the non-drive pins in an environment where the temperature is lower than or equal to -25 degrees, and perform waveform testing after assembling each PCB circuit board again. , record the waveforms of each pin of the CCD when each PCB circuit board is connected, and compare the test results with the test results in step 3. If the difference between the two results is less than or equal to 5%, the PCB circuit board and each CCD tube are completed. The detection of the foot realizes the screening of the imaging circuit of the aerospace LMCCD surveying and mapping camera; otherwise, return to step one.
本发明的有益效果:一、本发明采用多个筛选测试步骤剔除有缺陷线路板,降低生产成本和缩短研制周期;Beneficial effects of the present invention: 1. The present invention adopts multiple screening and testing steps to eliminate defective circuit boards, thereby reducing production costs and shortening the development cycle;
二、根据测试连通性模型,把CCD的管脚分为测试对地电阻和连通电阻两类,PCB设计时在不便测试连通电阻的位置添加了测试点,避免了后期测试对三防漆的破坏;2. According to the test connectivity model, the pins of the CCD are divided into two types: ground resistance and connection resistance. During PCB design, test points are added at positions where it is inconvenient to test the connection resistance, so as to avoid damage to the conformal coating in later tests. ;
三、采用在拆卸CCD插座后低温如-25度测试静态电阻值,可检查出焊点虚焊在常温下连通无异常的问题;拆卸CCD插座后测试各脚波形可进一步检查线路板其余部分的状态是否正常。3. After disassembling the CCD socket, test the static resistance value at a low temperature such as -25 degrees, and you can check that there is no abnormality in the connection of solder joints at room temperature; after disassembling the CCD socket, test the waveforms of each pin to further check the rest of the circuit board. status is normal.
附图说明Description of drawings
图1为本发明所述的航天LMCCD测绘相机成像电路的筛选方法中CCD驱动连接管脚示意图;Fig. 1 is that in the screening method of aerospace LMCCD surveying and mapping camera imaging circuit of the present invention, CCD drives the connection pin schematic diagram;
图2为本发明所述的航天LMCCD测绘相机成像电路的筛选方法中CCD偏置管脚连接示意图;Fig. 2 is the CCD bias pin connection schematic diagram in the screening method of aerospace LMCCD surveying and mapping camera imaging circuit of the present invention;
图3为本发明所述的航天LMCCD测绘相机成像电路的筛选方法中CCD输出管脚连接示意图;Fig. 3 is the CCD output pin connection schematic diagram in the screening method of aerospace LMCCD surveying and mapping camera imaging circuit of the present invention;
图4为本发明所述的航天LMCCD测绘相机成像电路的筛选方法的流程图。Fig. 4 is a flow chart of the screening method of the imaging circuit of the aerospace LMCCD surveying and mapping camera according to the present invention.
具体实施方式Detailed ways
结合图1至图4说明本实施方式,航天LMCCD相机成像电路的筛选方法,The present embodiment is illustrated in conjunction with Fig. 1 to Fig. 4, the screening method of aerospace LMCCD camera imaging circuit,
结合图1的电路原理图,通过测试焊点的电阻进行连通性判断的逻辑过程,可看成是各电阻串联结构模型,当原来的电阻为低的状态R低时,出现焊点断裂,则总电阻呈现高的状态R高,由R低变为了R高,可容易判断出故障;当原来的电阻为高的状态R高时,出现焊点断裂,总电阻仍呈现高的状态R高,难以判断是否存在故障。故在连通性对比测试需选择值较低的原始测试电阻值。Combined with the circuit schematic diagram in Figure 1, the logical process of judging the connectivity by testing the resistance of the solder joints can be regarded as a series structure model of each resistor. When the original resistance is low and R is low , the solder joints break, then The total resistance shows a high state R high , from R low to R high , and it is easy to judge the fault; when the original resistance is high and R high , the solder joint breaks, and the total resistance still shows a high state R high , It is difficult to judge whether there is a malfunction. Therefore, in the connectivity comparison test, it is necessary to select a lower original test resistance value.
结合图2和图3,CCD的管脚按功能特性可分为输入随时间变化的驱动管脚、输入为固定电平的偏置管脚和输出模拟信号的输出管脚。图1为CCD驱动连接管脚示意图,CCD插座在拆卸过程中的故障模型特别是在低温下为断路或阻值增大,由于驱动器和驱动管脚对信号地(地)都呈现高阻状态,故测试驱动管脚对地电阻难以判断状态是否正常,只能测量该管脚与相连信号的导通电阻值,由于线路板刷三防漆后难以测量,故信号未连接在连接上时,需要在PCB设计阶段引出测试点并在刷三防漆时保护测试点;对于CCD偏置管脚,通常采用外部供电电源和分压器对其提供恒定的直流电平,由于外部供电电源和分压器对地电阻值较低,可直接测量该管脚的对地电阻检测拆卸插座后状态;对于CCD输出管脚,由于存在阻值较低的外部直流偏置电路,故也可直接测量该管脚的对地电阻检测拆卸插座后状态。Combining Figure 2 and Figure 3, the CCD pins can be divided into drive pins whose input changes with time according to their functional characteristics, bias pins whose input is a fixed level, and output pins that output analog signals. Figure 1 is a schematic diagram of the CCD drive connection pins. The failure model of the CCD socket during the disassembly process is an open circuit or an increase in resistance, especially at low temperatures. Since both the drive and the drive pins are in a high-impedance state to the signal ground (ground), Therefore, it is difficult to judge whether the status is normal by testing the resistance of the drive pin to ground. You can only measure the on-resistance value between the pin and the connected signal. Since it is difficult to measure the circuit board after brushing the conformal paint, when the signal is not connected to the connection, you need to Lead out the test points in the PCB design stage and protect the test points when the conformal paint is painted; for the CCD bias pins, an external power supply and a voltage divider are usually used to provide a constant DC level, because the external power supply and the voltage divider are The ground resistance value is low, and the ground resistance of the pin can be directly measured to detect the state after the socket is disassembled; for the CCD output pin, since there is an external DC bias circuit with a low resistance value, it can also be directly measured. The ground resistance detects the state after the socket is disassembled.
本实施方式中所述的航天LMCCD相机成像电路的筛选方法的具体过程为:The specific process of the screening method of the aerospace LMCCD camera imaging circuit described in the present embodiment is:
一、根据设计要求进行PCB线路板设计,并且对无引出驱动信号加测试点。1. Design the PCB circuit board according to the design requirements, and add test points for the non-leading drive signal.
二、在厂家进行PCB线路板的生产加工。Second, the production and processing of PCB circuit boards are carried out in the factory.
三、在PCB线路板焊接前,进行PCB线路板的检测,特别是刚挠板中挠带的连通性测试;若存在缺陷(所有检测的连通电阻大于0.1欧),重新进行PCB线路板的生产加工。3. Before the PCB circuit board is soldered, carry out the inspection of the PCB circuit board, especially the connectivity test of the flexible belt in the rigid-flexible board; if there is a defect (all detected connection resistances are greater than 0.1 ohms), re-produce the PCB circuit board processing.
四、若测试未发现缺陷(所有检测的连通电阻小于0.1欧),进行PCB线路板的焊接和组装,然后分别进行常温常压成像测试,常压和真空的热循环成像测试,同时分别记录单板下CCD驱动管脚的连通阻值和非驱动管脚的对地电阻,记录各线路板连接状态下CCD各管脚的波形;若测试出现异常,进行排查维修,直到各成像测试正常,否则报废线路板重新生产;测试出现异常的情况指的是:驱动管脚的连通阻值和非驱动管脚的对地电阻,偏置管脚的直流电平,驱动管脚的高电平和低电平,上述任意一项的值与设计值相比变化超过5%时的情况。4. If no defects are found in the test (all the detected connection resistances are less than 0.1 ohms), solder and assemble the PCB circuit board, and then perform normal temperature and pressure imaging tests, normal pressure and vacuum thermal cycle imaging tests, and record the single The connection resistance of the CCD driving pin under the board and the grounding resistance of the non-driving pin, record the waveform of each pin of the CCD under the connection state of each circuit board; The scrapped circuit board is re-produced; the abnormal situation in the test refers to: the connection resistance of the driving pin and the ground resistance of the non-driving pin, the DC level of the bias pin, the high level and low level of the driving pin , when the value of any of the above items changes by more than 5% compared with the design value.
五、进行线路板的三防处理,在三防处理前进行驱动信号引出点和连接器的保护;5. Carry out the three-proof treatment of the circuit board, and protect the drive signal lead-out point and connector before the three-proof treatment;
六、三防后进行线路板的组装,进行常压和真空下热循环实验;若测试出现异常,进行排查维修,直到各成像测试正常,否则报废线路板重新生产。6. After the three defenses, assemble the circuit board, and conduct thermal cycle experiments under normal pressure and vacuum; if the test is abnormal, carry out investigation and maintenance until the imaging tests are normal, otherwise the circuit board will be scrapped and re-produced.
七、拆卸CCD插座。7. Disassemble the CCD socket.
八、在低温如-25度下测试CCD驱动管脚的连通阻值和非驱动管脚的对地电阻,组装线路板后进行波形测试,并与三防处理前的测试记录进行对比,确认是否存在异常;若存在异常,不可修复,报废线路板重新生产。8. Test the connection resistance of the CCD drive pin and the ground resistance of the non-drive pin at a low temperature such as -25 degrees. After assembling the circuit board, perform a waveform test and compare it with the test record before the three-proof treatment to confirm whether There is an abnormality; if there is an abnormality, it cannot be repaired, and the scrapped circuit board will be re-produced.
九、当确认无异常后,焊接已经安装在光机结构上满足测绘应用要求的航天级CCD。9. After confirming that there is no abnormality, weld the aerospace-grade CCD that has been installed on the optical-mechanical structure to meet the requirements of surveying and mapping applications.
十、线路板和光机结构组装,进行整机测试实验。10. Assemble the circuit board and optical-mechanical structure, and conduct the whole machine test experiment.
本实施方式中测试静态电阻采用万用表;测试CCD各管脚的波形采用带存储功能的示波器,CCD插座采用单排插座;CCD采用E2V公司的器件;In this embodiment, a multimeter is used to test the static resistance; an oscilloscope with a storage function is used to test the waveform of each pin of the CCD, and the CCD socket adopts a single-row socket; the CCD adopts a device of E2V Company;
本发明根据测试连通性模型,把CCD的管脚分为测试对地电阻和连通电阻两类,PCB设计时在不便测试连通电阻的驱动管脚信号位置添加了测试点;采用在拆卸CCD插座后低温如-25度测试静态电阻值,可检查出焊点虚焊在常温下连通无异常的问题;拆卸CCD插座后测试各脚波形可进一步检查线路板其余部分的状态是否正常。本发明采用多个筛选测试步骤,及早剔除有缺陷线路板;其筛选测试步骤主要包括PCB设计、生产加工、焊接前PCB线路板检测、PCB的焊接组装和成像测试、三防处理、常压和真空下热循环实验、拆卸CCD插座、阻值和波形测试、焊接CCD、整机测试实验。According to the test connectivity model, the present invention divides the pins of CCD into two types for testing ground resistance and connection resistance. During PCB design, a test point is added at the signal position of the driving pin which is inconvenient to test the connection resistance; Test the static resistance value at low temperature, such as -25 degrees, to check whether there is no abnormality in the connection of solder joints at room temperature; after disassembling the CCD socket, test the waveform of each pin to further check whether the rest of the circuit board is in normal condition. The present invention adopts multiple screening test steps to eliminate defective circuit boards early; the screening test steps mainly include PCB design, production and processing, PCB circuit board inspection before welding, PCB welding assembly and imaging test, three-proof treatment, normal pressure and Thermal cycle experiment under vacuum, disassembly of CCD socket, resistance and waveform test, soldering CCD, whole machine test experiment.
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410531654.7A CN104320965B (en) | 2014-10-10 | 2014-10-10 | Screening method of space LMCCD surveying and mapping camera imaging circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410531654.7A CN104320965B (en) | 2014-10-10 | 2014-10-10 | Screening method of space LMCCD surveying and mapping camera imaging circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
CN104320965A true CN104320965A (en) | 2015-01-28 |
CN104320965B CN104320965B (en) | 2017-01-25 |
Family
ID=52376107
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410531654.7A Expired - Fee Related CN104320965B (en) | 2014-10-10 | 2014-10-10 | Screening method of space LMCCD surveying and mapping camera imaging circuit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN104320965B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111031197A (en) * | 2019-11-22 | 2020-04-17 | 中国科学院长春光学精密机械与物理研究所 | LMCCD Imaging System with Low Interference Noise |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1197287A (en) * | 1996-12-11 | 1998-10-28 | 现代电子产业株式会社 | Circuit board for screening detection and mfg. method of known qualified tube core |
CN102497575A (en) * | 2011-12-09 | 2012-06-13 | 中国科学院长春光学精密机械与物理研究所 | Multi-piece area array CCD (Charge Coupled Device) screening test system |
-
2014
- 2014-10-10 CN CN201410531654.7A patent/CN104320965B/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1197287A (en) * | 1996-12-11 | 1998-10-28 | 现代电子产业株式会社 | Circuit board for screening detection and mfg. method of known qualified tube core |
CN102497575A (en) * | 2011-12-09 | 2012-06-13 | 中国科学院长春光学精密机械与物理研究所 | Multi-piece area array CCD (Charge Coupled Device) screening test system |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111031197A (en) * | 2019-11-22 | 2020-04-17 | 中国科学院长春光学精密机械与物理研究所 | LMCCD Imaging System with Low Interference Noise |
CN111031197B (en) * | 2019-11-22 | 2021-06-01 | 中国科学院长春光学精密机械与物理研究所 | Low-interference-noise LMCCD imaging system |
Also Published As
Publication number | Publication date |
---|---|
CN104320965B (en) | 2017-01-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103364709B (en) | A kind of function test system of actual load circuit board and method | |
US7573282B2 (en) | Ball grid array connection monitoring system and method | |
CN102901905B (en) | Parallel bus testing method | |
TWI630401B (en) | Testing system of circuit board | |
US8217674B2 (en) | Systems and methods to test integrated circuits | |
CN110554302B (en) | Device for rapidly and automatically detecting circuit board fault | |
CN104297619A (en) | Testing device for chip input and output pin | |
CN204882782U (en) | Circuit board open and short circuit test device | |
CN104749542B (en) | Calibration and operation method of detection system | |
CN1828322A (en) | Method for non-contact testing of fixed and inaccessible connections without using a sensor plate | |
US10084214B2 (en) | Automatic switchover from cell voltage to interconnect voltage monitoring | |
CN104320965B (en) | Screening method of space LMCCD surveying and mapping camera imaging circuit | |
CN101515430B (en) | Display panel and line inspection method thereof | |
CN102752623A (en) | Signal testing device | |
CN113066410B (en) | Line detection device and line detection method thereof | |
JP5452965B2 (en) | Pogo tower electrical channel self-test semiconductor test system | |
CN107543574B (en) | Automatic detector for high-temperature aging test of airborne sensor and operation method | |
CN101165508A (en) | Simulation jig of electronic component and power supply abnormality detection method | |
CN203455435U (en) | Open-circuit and short-circuit testing device for single-sided printed circuit board | |
JP2001228191A (en) | Lsi soldered joint structure, and lsi soldered part abnormal joint detecting method used for it | |
CN100443901C (en) | Test switching card and test equipment thereof | |
TWI233999B (en) | Testing jig for connector socket of electronic component | |
CN104714143A (en) | Method for correcting and debugging detection system | |
CN102565603B (en) | Electrical Connection Defect Simulation Test Method and System | |
Salunkhe et al. | A review on study of fault detection system for assembled pcb |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20170125 Termination date: 20181010 |
|
CF01 | Termination of patent right due to non-payment of annual fee |