CN104320012A - Five-level simplified algorithm based on three levels - Google Patents
Five-level simplified algorithm based on three levels Download PDFInfo
- Publication number
- CN104320012A CN104320012A CN201410657120.9A CN201410657120A CN104320012A CN 104320012 A CN104320012 A CN 104320012A CN 201410657120 A CN201410657120 A CN 201410657120A CN 104320012 A CN104320012 A CN 104320012A
- Authority
- CN
- China
- Prior art keywords
- vector
- level
- ref
- voltage
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Inverter Devices (AREA)
Abstract
The invention mainly discloses a five-level simplified algorithm based on three levels. According to the five-level simplified algorithm, five-level space vectors are simplified based on the three levels. The five-level simplified algorithm mainly includes the following steps that (1), a five-level space vector diagram is regarded as being composed of six three-level vector diagrams; (2), reference vectors are modified; (3), three-level sector vectors are determined; (4), three-level sectors are divided; (5), a time calculation method is used; (6), time state assignment is carried out. The five-level space vectors can be simplified through the six steps. The algorithm is intuitive and effective, and the simplified five-level algorithm can effectively keep details of the original five-level space vectors; as the modification of the five-level space vectors is not involved in the algorithm, the algorithm is concise and high in stability and can be effectively applied to the algorithm field of the five-level space vectors.
Description
Technical field
The present invention have studied topological structure and the operation principle thereof of diode clamp formula five-electrical level inverter, essentially discloses a kind of five level shortcut calculations based on three level.
Background technology
The present invention is carrying out simplify processes based on the basis of three level to five level space vectors.
Summary of the invention
The present invention have studied topological structure and the operation principle thereof of diode clamp formula five-electrical level inverter, essentially discloses a kind of five level shortcut calculations based on three level; The present invention is carrying out simplify processes based on the basis of three level to five level space vectors; It mainly comprises the steps: 1) five level space vector figure are regarded as be made up of 6 three level polar plots, 2) correction, 3 of reference vector) determination, 4 of three level sector vector) three level se ctor partition, 5) Time Calculation, 6) time state distributes.
Further, the topological structure of five-electrical level inverter: as shown in Figure 1, in figure, C1, C2, C3 and C4 are dc-link capacitance to the single armed topological structure of diode clamp type Five-level converter, and capacitance voltage value is 1/4th DC bus-bar voltage.8 switching power devices (S1 ~ S8) series connection of every phase brachium pontis, S1 and S5, S2 and S6, S3 and S7 during normal work, and the complementary conducting of S4 and S8, and often kind of level has the conducting simultaneously of 4 device for power switching.VD1, VD2, VD3, VD4, VD5 and VD6 are clamp diode.
Further, the operation principle of five-electrical level inverter: the every phase brachium pontis of five-electrical level inverter has 5 operating states, has 5 altogether
3=125 operating states, if with 0,1,2,3, the 4 output level 1/2V representing every phase brachium pontis respectively
dc, 1/4V
dc, 0 ,-1/4V
dc,-1/2V
dc, then according to space-vector definitions, the output voltage three dimensional vector diagram of five-electrical level inverter can be obtained, as shown in Fig. 2 left side.125 space voltage vector 61 positions in figure, wherein 1 zero vector position corresponds to 5 redundant vectors, and all the other 60 non-zero positions correspond to 120 redundant vectors.The voltage magnitude that in figure, each vector position is corresponding is respectively: 2/3V
dc,
And as can be seen from Figure, along with the increase of voltage vector magnitude, redundancy voltage vector quantities corresponding is with it fewer.On outermost regular hexagon, the redundancy voltage vector of each voltage vector position only has one.
Further, based on as follows to the detailed step of five level space vectors simplification on the basis of three level:
Step 1) five level space vector figure are regarded as be made up of, as Fig. 26 three level polar plots.Its basic skills establishes space vector V
refbe θ with the angle of α axle, three level polar plot be numbered N, then define:
According to V
α, V
βand the relational expression between θ
this relational expression is substituted in definition, specifically judge the numerical value of N.
Step 2) correction of reference vector is to V according to N value
refcarry out mid point translation, make the starting point of reference voltage vector move to the mid point of each little three level polar plot.Concrete translation is as table 1.After translation, U
dc1=U
dc/ 2.
Reference voltage vector correction during table 1 different N value
Step 3) determine the vector of three level sector after five level vector median filters to three level vector, three level polar plot to be divided into 6 large sectors, as shown in Figure 3; If revised space vector V '
refbe θ with the angle of α axle
1, three level polar plot sector be numbered N
1, then define:
According to V
α, V
βand the relational expression between θ
this relational expression is substituted in definition, specifically judges N
1numerical value.
Step 4) three level se ctor partition is that each sector is divided into 6 zonules, as Fig. 4, for N by the segmentation of sector, 6 in three level
1=1 segments, and region is denoted as N
2.Work as θ
1≤ 30 °, V '
refin the middle of zonule 1 or 3 or 5.Successively concrete discriminatory analysis is carried out to this below:
1.. the judgement of zonule 1: consider V '
refprojection on 30 degree of directions, as shown in Figure 5.At θ
1≤ 30 ° lower time, if meet will
by restriction relation formula: V '
β=V '
refsin θ
1, V '
α=V '
refcos θ
1, carried out that abbreviation obtains
during this relational expression, N can be judged
2=1.
2.. the judgement of zonule 5: as Fig. 6, consider V '
refwith the size of 0A length, A point position V '
refin the marginal intersection point in region 3 and region 5.At θ
1≤ 30 ° lower time, if meet will
By restriction relation formula: V '
β=V '
refsin θ
1, V '
α=V '
refcos θ
1, carried out that abbreviation obtains
During this relational expression, N can be judged
2=1.
3.. the judgement in region 3: under 30 degree, the first sector, the judgement in region 3 directly uses exclusive method, neither meets
Also do not meet
Time, then between judging that reference voltage is in area 3.
4. as 30 °≤θ
1≤ 60 °, V '
refin the middle of zonule 2 or 4 or 6; Concrete determination methods and θ
1≤ 30 ° is similar, wherein region 4, determines by first determining that region 2 and 6 carries out getting rid of.
5. N is worked as
1=2,3,4,5, when 6, judge method and the N of zonule
1=1 is similar.
Step 5) Time Calculation method is behind the region judging reference voltage vector place, according to the rule of NTV, can find three basic vector V of synthesized reference voltage vector
1, V
2, V
3, together with reference voltage vector V '
ref, substitute into voltage-second balance equation group:
Solve T
1, T
2, T
3namely traditional three level SVPWM algorithm is completed to the calculating of fundamental space vector action time.According to relational expression
in like manner can obtain reference voltage vector when other regions, the action time of basic vector.Table 2 provides N
1=1 illustrates each basic vector action time.
Table 2 N
1=1 basic vector table action time
Step 6) time state distributes is adopt centrosymmetric seven segmentation SVPWM waveforms to be distributed to corresponding vector state the action time of basic vector, as can be seen from three level SVPWM fundamental space polar plot, vector and on off state one_to_one corresponding in large vector, the corresponding 2 groups of on off states of short vector, zero vector has 3 groups of on off states.Due in the on off state that occurs within each sampling period, on off state corresponding to short vector often, therefore selects short vector as the start vector in each sampling period.Zero vector can be chosen according to the order of action of on off state.The order of action of each group of on off state will follow such principle: the change of primary voltage vector can only have the switch motion of a brachium pontis arbitrarily, namely in binary vector represents, only has one to change or not change.Table 3 gives N
1with n, o, p, each vector race-card when=1, wherein represents that corresponding three-phase is for low level, zero level, high level respectively.With N
1=1, N
2=1 is example, and the corresponding relation of basic vector action time and vector state as shown in Figure 7.
Table 3 N
1=1 vector state race-card
N 2 | Vector state race-card |
1 | onn?oon?ooo?poo?ooo?oon?onn |
2 | oon?ooo?poo?ppo?poo?ooo?oon |
3 | onn?oon?pon?poo?pon?oon?onn |
4 | oon?pon?poo?ppo?poo?pon?oon |
5 | onn?pnn?pon?poo?pon?pnn?onn |
6 | oon?ooo?opo?ppo?opo?ooo?oon |
[0036]beneficial effect
Algorithm of the present invention is intuitively effective, five level algorithms after simplification effectively can keep the details of original five level space vectors, and this algorithm is not owing to relating to the amendment of five level space vectors, make this algorithm succinct and have good stability, can effectively be applied in the algorithm of five level space vectors.
Accompanying drawing explanation
Fig. 1 is the single-phase topology diagram of diode clamp type Five-level converter
Fig. 2 is five level polar plots and simplifies three level polar plot
Fig. 3 is three level polar plot
Fig. 4 is N
1when=1, the division of sector is with reference to figure
Fig. 5 is N
2the judgement of=1 with reference to figure
Fig. 6 N
2the judgement of=5 with reference to figure
Fig. 7 N
1=1, N
2the reference of=1 vector action time and vector state corresponding relation is schemed
Embodiment
Be the single armed topology diagram of diode clamp type Five-level converter as shown in Figure 1, in figure, C1, C2, C3 and C4 are dc-link capacitance, and capacitance voltage value is 1/4th DC bus-bar voltage.8 switching power devices (S1 ~ S8) series connection of every phase brachium pontis, S1 and S5, S2 and S6, S3 and S7 during normal work, and the complementary conducting of S4 and S8, and often kind of level has the conducting simultaneously of 4 device for power switching.VD1, VD2, VD3, VD4, VD5 and VD6 are clamp diode.
The every phase brachium pontis of five-electrical level inverter has 5 operating states, has altogether 53=125 operating state, if with 0, and 1,2,3, the 4 output level 1/2V representing every phase brachium pontis respectively
dc, 1/4V
dc, 0 ,-1/4V
dc,-1/2V
dc, then according to space-vector definitions, the output voltage three dimensional vector diagram of five-electrical level inverter can be obtained, as shown in Fig. 2 left side.125 space voltage vector 61 positions in figure, wherein 1 zero vector position corresponds to 5 redundant vectors, and all the other 60 non-zero positions correspond to 120 redundant vectors.The voltage magnitude that in figure, each vector position is corresponding is respectively: 2/3V
dc,
and as can be seen from Figure, along with the increase of voltage vector magnitude, redundancy voltage vector quantities corresponding is with it fewer.On outermost regular hexagon, the redundancy voltage vector of each voltage vector position only has one.
Based on as follows to the detailed step of five level space vectors simplification on the basis of three level:
Step 1), as Fig. 2, five level space vector figure are regarded as and is made up of 6 three level polar plots.Its basic skills establishes space vector V
refbe θ with the angle of α axle, three level polar plot be numbered N, then define:
Judge that the concrete grammar of N is as follows, be described for N=1.According to V
α, V
βand the relation between θ:
when satisfied (2) can judge N=1.
Other values of N can be determined by (1) equally.
Step 2) correction of reference vector is to V according to N value
refcarry out mid point translation, make the starting point of reference voltage vector move to the mid point of each little three level polar plot.Concrete translation is as table 1.After translation, U
dc1=U
dc/ 2.
Reference voltage vector correction during table 1 different N value
Step 3) determination of three level sector vector is by after five level vector median filters to three level vector, three level polar plot can be divided into 6 large sectors, as shown in Figure 3.If revised space vector V '
refbe θ with the angle of α axle
1, three level polar plot sector be numbered N
1, then define:
Judge N
1concrete grammar as follows, with N
1=1 is described for example.According to V '
α, V '
βand θ
1between relation
when satisfied (4) can judge N
1=1.
N
1other values can be determined by (3) equally.
Step 4) three level se ctor partition: by the sector segmentation of 6 in three level, each sector is divided into 6 zonules, as Fig. 4, for N
1=1 segments, and region is denoted as N
2.
Work as θ
1≤ 30 °, V '
refin the middle of zonule 1 or 3 or 5.Successively concrete discriminatory analysis is carried out to this below:
1) judgement of zonule 1: consider V '
refprojection on 30 degree of directions, as shown in Figure 5.
At θ
1≤ 30 ° lower time, if meet relational expression:
Restriction relation formula: V '
β=V '
refsin θ
1, V '
α=V '
refcos θ
1, abbreviation is carried out to (5) and obtains:
Meet (6) formula, can N be judged
2=1
2) judgement of zonule 5: as shown in Figure 6, considers V '
refwith the size of 0A length, A point position V '
refin the marginal intersection point in region 3 and region 5.
At θ
1≤ 30 ° lower time, if meet relational expression:
Restriction relation formula: V '
β=V '
refsin θ
1, V '
α=V '
refcos θ
1, abbreviation is carried out to (7) and obtains:
Meet (9) formula, can N be judged
2=1.
3) judgement in region 3: under 30 degree, the first sector, the judgement in region 3 directly uses exclusive method, does not namely meet (6), time (9), between judging that reference voltage in area 3.
4) as 30 °≤θ
1≤ 60 °, V '
refin the middle of zonule 2 or 4 or 6.Concrete determination methods and θ
1≤ 30 ° is similar, wherein region 4, determines by first determining that region 2 and 6 carries out getting rid of.
5) N is worked as
1=2,3,4,5, when 6, judge method and the N of zonule
1=1 is similar.
Step 5) Time Calculation method is behind the region judging reference voltage vector place, according to the rule of NTV (Nearest Triangle Vectors), can find three basic vector V of synthesized reference voltage vector
1, V
2, V
3, together with reference voltage vector V '
ref, substitute into voltage-second balance equation group:
Solve T
1, T
2, T
3namely traditional three level SVPWM algorithm is completed to the calculating of fundamental space vector action time.With N
1=1, N
2=4 derivations carrying out the time:
Substituted into voltage-second balance equation group to obtain:
Equation launches according to real part and imaginary part:
Solve T
1, T
2, T
3be respectively,
in like manner can obtain reference voltage vector when other regions, the action time of basic vector.Table 2 provides N
1=1 illustrates each basic vector action time.
Table 2 N
1=1 basic vector table action time
Step 6) time state distributes is as can be seen from three level SVPWM fundamental space polar plot, and vector and on off state one_to_one corresponding in large vector, short vector correspondence 2 groups of on off states, zero vector has 3 groups of on off states.Due in the on off state that occurs within each sampling period, on off state corresponding to short vector often, therefore selects short vector as the start vector in each sampling period.Zero vector can be chosen according to the order of action of on off state.
The order of action of each group of on off state will follow such principle: the change of primary voltage vector can only have the switch motion of a brachium pontis arbitrarily, namely in binary vector represents, only has one to change or not change.Table 3 gives N
1with n, o, p, each vector race-card when=1, wherein represents that corresponding three-phase is for low level, zero level, high level respectively.
Table 3 N
1=1 vector state race-card
N 2 | Vector state race-card |
1 | onn?oon?ooo?poo?ooo?oon?onn |
2 | oon?ooo?poo?ppo?poo?ooo?oon |
3 | onn?oon?pon?poo?pon?oon?onn |
4 | oon?pon?poo?ppo?poo?pon?oon |
5 | onn?pnn?pon?poo?pon?pnn?onn |
6 | oon?ooo?opo?ppo?opo?ooo?oon |
Centrosymmetric seven segmentation SVPWM waveforms are adopted to be distributed to corresponding vector state the action time of basic vector, with N
1=1, N
2=1 is example, and the corresponding relation of basic vector action time and vector state as shown in Figure 7.The similar derivation in other regions.
Embodiment recited above is only be described the preferred embodiment of the present invention, not limits the spirit and scope of the present invention.Under the prerequisite not departing from design concept of the present invention; the various modification that this area ordinary person makes technical scheme of the present invention and improvement; all should drop into protection scope of the present invention, the technology contents of request protection of the present invention, all records in detail in the claims.
Claims (3)
1. five level shortcut calculations based on three level; The present invention is carrying out simplify processes based on the basis of three level to five level space vectors; Obtain detailed simplification step by the topological structure of five-electrical level inverter and the operation principle of five-electrical level inverter, it mainly comprises the steps:
1) regarded as by five level space vector figure and be made up of 6 three level polar plots, its basic skills establishes space vector V
refbe θ with the angle of α axle, three level polar plot be numbered N, then define:
According to V
α, V
βand the relational expression between θ
this relational expression is substituted in definition, specifically judge the numerical value of N;
2) correction of reference vector is to V according to N value
refcarry out mid point translation, make the starting point of reference voltage vector move to the mid point of each little three level polar plot; After making translation, U
dc1=U
dc/ 2;
3) determine the vector of three level sector, after five level vector median filters to three level vector, three level polar plot can be divided into 6 large sectors, then establish revised space vector V '
refbe θ with the angle of α axle
1, three level polar plot sector be numbered N
1, then define:
According to V
α, V
βand the relational expression between θ
this relational expression is substituted in definition, specifically judge the numerical value of N1;
4) three level se ctor partition is that each sector is divided into 6 zonules, for N by the sector segmentation of 6 in three level
1=1 segments, and region is denoted as N
2;
Work as θ
1≤ 30 °, V '
refin the middle of zonule 1 or 3 or 5; Successively concrete discriminatory analysis is carried out to this below:
1.. the judgement of zonule 1: consider V '
refprojection on 30 degree of directions, at θ
1≤ 30 ° lower time, if meet will
by restriction relation formula: V '
β=V '
refsin θ
1, V '
α=V '
refcos θ
1, carried out that abbreviation obtains
during this relational expression, N can be judged
2=1;
2.. the judgement of zonule 5: consider V '
refwith the size of 0A length, A point position V '
refin the marginal intersection point in region 3 and region 5.At θ
1≤ 30 ° lower time, if meet will
By restriction relation formula: V '
β=V '
refsin θ
1, V '
α=V '
refcos θ
1, carried out that abbreviation obtains
during this relational expression, N can be judged
2=1;
3. the judgement in region 3: under 30 degree, the first sector, the judgement in region 3 directly uses exclusive method, neither meets
Also do not meet
Time, then between judging that reference voltage is in area 3;
4. as 30 °≤θ
1≤ 60 °, V '
refin the middle of zonule 2 or 4 or 6; Concrete determination methods and θ
1≤ 30 ° is similar, wherein region 4, determines by first determining that region 2 and 6 carries out getting rid of;
5. N is worked as
1=2,3,4,5, when 6, judge method and the N of zonule
1=1 is similar;
5) Time Calculation method is behind the region judging reference voltage vector place, according to the rule of NTV, can find three basic vector V of synthesized reference voltage vector
1, V
2, V
3, together with reference voltage vector V '
ref, substitute into voltage-second balance equation group:
Solve T
1, T
2, T
3namely traditional three level SVPWM algorithm is completed to the calculating of fundamental space vector action time; According to relational expression
in like manner can obtain reference voltage vector when other regions, the action time of basic vector;
6) time state distributes is adopt centrosymmetric seven segmentation SVPWM waveforms to be distributed to corresponding vector state the action time of basic vector, as can be seen from three level SVPWM fundamental space polar plot, vector and on off state one_to_one corresponding in large vector, the corresponding 2 groups of on off states of short vector, zero vector has 3 groups of on off states; Due in the on off state that occurs within each sampling period, on off state corresponding to short vector often, therefore selects short vector as the start vector in each sampling period; Zero vector can be chosen according to the order of action of on off state.The order of action of each group of on off state will follow such principle: the change of primary voltage vector can only have the switch motion of a brachium pontis arbitrarily, namely in binary vector represents, only has one to change or not change.
2. the five level shortcut calculations based on three level according to claim 1, it is characterized in that: the topological structure of described five-electrical level inverter: the single armed topological structure of diode clamp type Five-level converter: C1, C2, C3 and C4 are dc-link capacitance, and capacitance voltage value is 1/4th DC bus-bar voltage; 8 switching power devices (S1 ~ S8) series connection of every phase brachium pontis, S1 and S5, S2 and S6, S3 and S7 during normal work, and the complementary conducting of S4 and S8, and often kind of level has the conducting simultaneously of 4 device for power switching; VD1, VD2, VD3, VD4, VD5 and VD6 are clamp diode.
3. the five level shortcut calculations based on three level according to claim 1, it is characterized in that: the operation principle of described five-electrical level inverter: the every phase brachium pontis of five-electrical level inverter has 5 operating states, there is altogether 53=125 operating state, if with 0,1,2,3, the 4 output level 1/2V representing every phase brachium pontis respectively
dc, 1/4V
dc, 0 ,-1/4V
dc,-1/2V
dc, then according to space-vector definitions, the output voltage three dimensional vector diagram of five-electrical level inverter can be obtained, as shown in Fig. 2 left side; 125 space voltage vector 61 positions in figure, wherein 1 zero vector position corresponds to 5 redundant vectors, and all the other 60 non-zero positions correspond to 120 redundant vectors; The voltage magnitude that in figure, each vector position is corresponding is respectively: 2/3V
dc,
1/2V
dc,
1/3V
dc,
1/6V
dc, 0; And as can be seen from Figure, along with the increase of voltage vector magnitude, redundancy voltage vector quantities corresponding is with it fewer; On outermost regular hexagon, the redundancy voltage vector of each voltage vector position only has one.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410657120.9A CN104320012A (en) | 2014-11-18 | 2014-11-18 | Five-level simplified algorithm based on three levels |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410657120.9A CN104320012A (en) | 2014-11-18 | 2014-11-18 | Five-level simplified algorithm based on three levels |
Publications (1)
Publication Number | Publication Date |
---|---|
CN104320012A true CN104320012A (en) | 2015-01-28 |
Family
ID=52375209
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410657120.9A Pending CN104320012A (en) | 2014-11-18 | 2014-11-18 | Five-level simplified algorithm based on three levels |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN104320012A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107994758A (en) * | 2017-12-12 | 2018-05-04 | 天津城建大学 | The space vector modulating method of nine switching power converters |
CN110784198A (en) * | 2019-11-08 | 2020-02-11 | 河北电立方新能源科技有限公司 | Inverter space vector pulse width modulation method, device and storage medium |
CN111327221A (en) * | 2018-12-13 | 2020-06-23 | 先控捷联电气股份有限公司 | Inverter space vector pulse width modulation method and device |
CN113726206A (en) * | 2021-07-26 | 2021-11-30 | 西安交通大学 | Five-level power electronic converter and method |
CN116155125A (en) * | 2023-04-19 | 2023-05-23 | 湖南大学 | Intermittent space vector modulation method of three-phase five-level inverter |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101719732A (en) * | 2009-12-07 | 2010-06-02 | 江南大学 | five-level svpwm controller |
US20140016382A1 (en) * | 2012-07-12 | 2014-01-16 | Koon Hoo Teo | Space Vector Modulation for Multilevel Inverters |
-
2014
- 2014-11-18 CN CN201410657120.9A patent/CN104320012A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101719732A (en) * | 2009-12-07 | 2010-06-02 | 江南大学 | five-level svpwm controller |
US20140016382A1 (en) * | 2012-07-12 | 2014-01-16 | Koon Hoo Teo | Space Vector Modulation for Multilevel Inverters |
Non-Patent Citations (4)
Title |
---|
DJ. LALILI等: "A Simplified Space Vector Pulse Width Modulation Algorithm For Five Level Diode Clamping Inverter", 《SPEEDAM 2006 INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS,ELECTRICAL DRIVES, AUTOMATION AND MOTION》 * |
张旭等: "一种基于60°坐标系的多电平逆变器控制策略", 《电力电子技术》 * |
武文婷: "NPC三电平逆变器PWM技术和评价方法的研究", 《中国优秀硕士学位论文全文数据库 工程科技Ⅱ辑》 * |
金永顺: "三电平逆变器SVPWM方法的分析与研究", 《中国优秀硕士学位论文全文数据库工程科技Ⅱ辑》 * |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107994758A (en) * | 2017-12-12 | 2018-05-04 | 天津城建大学 | The space vector modulating method of nine switching power converters |
CN107994758B (en) * | 2017-12-12 | 2020-01-17 | 天津城建大学 | Space vector modulation method of nine-switch power converter |
CN111327221A (en) * | 2018-12-13 | 2020-06-23 | 先控捷联电气股份有限公司 | Inverter space vector pulse width modulation method and device |
CN110784198A (en) * | 2019-11-08 | 2020-02-11 | 河北电立方新能源科技有限公司 | Inverter space vector pulse width modulation method, device and storage medium |
CN113726206A (en) * | 2021-07-26 | 2021-11-30 | 西安交通大学 | Five-level power electronic converter and method |
CN113726206B (en) * | 2021-07-26 | 2023-08-22 | 西安交通大学 | Five-level power electronic converter and method |
CN116155125A (en) * | 2023-04-19 | 2023-05-23 | 湖南大学 | Intermittent space vector modulation method of three-phase five-level inverter |
CN116155125B (en) * | 2023-04-19 | 2023-07-28 | 湖南大学 | Intermittent space vector modulation method of three-phase five-level inverter |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104320012A (en) | Five-level simplified algorithm based on three levels | |
Lee et al. | New modulation techniques for a leakage current reduction and a neutral-point voltage balance in transformerless photovoltaic systems using a three-level inverter | |
Chiasson et al. | Elimination of harmonics in a multilevel converter using the theory of symmetric polynomials and resultants | |
CN102570864B (en) | Online loss calculation method for modular multilevel converter | |
CN108667011B (en) | MMC rapid equivalent modeling method considering starting link | |
CN102916592A (en) | Submodule grouped voltage-sharing control method for modular multi-level current converter | |
CN103138619A (en) | Zero-sequence component injection restraining neutral-point potential fluctuation method for three-phase three-level photovoltaic grid-connected inverter | |
CN103618491B (en) | SVPWM strategy based on power supply topology of double three-level inverters | |
CN103414363B (en) | A kind of three-phase tri-level converter electric capacity potential balance control method and system | |
CN107104604A (en) | A kind of three level grid-connected inverter model prediction direct Power Control methods | |
CN104917406B (en) | Common-mode-injection-based nearest level modulation method for MMC | |
CN107872167B (en) | Virtual space vector modulation method for voltage type three-level neutral point clamped converter | |
CN103560691B (en) | A kind of method of non-angular computing SVPWM and grid-connected inverting system | |
CN103986356B (en) | The control system of a kind of cascade multilevel inverter and method | |
CN103199682A (en) | Flexible direct-current transmission converter harmonic wave and loss calculation method based on MMC | |
CN107302317B (en) | The carrier wave implementation method of three-phase five-level inverter drain current suppressing | |
Halim et al. | Selective harmonic elimination for a single-phase 13-level TCHB based cascaded multilevel inverter using FPGA | |
CN105186898A (en) | Simplified multi-level space vector pulse width modulation method for any-level single-phase cascaded H-bridge type converter and modulation soft core thereof | |
CN106972773B (en) | A kind of three level grid-connected inverter constant switching frequency model predictive control methods | |
Chen et al. | A novel hybrid SVPWM modulation algorithm for five level active neutral-point-clamped converter | |
CN103138613A (en) | Control method of matrix convertor | |
CN103427695B (en) | A kind of three-phase five-level converter electric capacity potential balance control method and system | |
CN107317498A (en) | A kind of many level based on dichotomy simplify SVPWM modulation strategies | |
CN111313735A (en) | Modulation strategy for loss balance of three-level ANPC converter | |
Jing et al. | A flexible hybrid selective harmonic elimination transition algorithm to provide variable frequency of output voltage in 3L-NPC inverter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20150128 |
|
WD01 | Invention patent application deemed withdrawn after publication |